



UVVM™



UNIVERSITY  
OF APPLIED SCIENCES  
UPPER AUSTRIA

# UVVM Tutorial

A brief introduction to UVVM.

# UVVM Library

- Overview



**bitvis**

A COMPANY IN THE ACANDO GROUP

## UVVM

- Universal VHDL Verification Methodology
- VHDL only
- Open Source

## Utility Library

- logging
- alert handling
- result checking
- sufficient for simple testbenches

## VVC Framework

- advanced features
- better overview
- readability and maintainability
- support for CRV and coverage




UVVM™



UNIVERSITY  
OF APPLIED SCIENCES  
UPPER AUSTRIA


# UVVM Library

## - Motivation




# UVVM Library

- Motivation




# UVVM Library

- Motivation




# UVVM Library

- The UVVM way




# UVVM Library

- The UVVM way



# The Tutorial


- Device Under Verification





# The Tutorial

## - Testbench Architecture



# The Tutorial

- Hands On !

Please now open the tutorial PDF.

You will find it in the repository\* under doc/the-tutorial.pdf



\* <https://github.com/wurmmi/uvvm-tutorial>



UNIVERSITY  
OF APPLIED SCIENCES  
UPPER AUSTRIA