



# **UVVM** Tutorial

A brief introduction to UVVM.

- Overview





#### **UVVM**

- Universal VHDL Verification Methodology
- VHDL only
- Open Source

#### **Utility Library**

- logging
- alert handling
- result checking
- sufficient for simple testbenches

#### **VVC Framework**


- advanced features
- better overview
- readability and maintainability
- support for CRV and coverage








- Motivation








- Motivation







- Motivation










- The UVVM way








- The UVVM way UART\_TX\_VVC EXECUTOR Design Under Test CMD CLOCK QUEUE GENERATOR UART RX VVC math TESTCASE SBI VVC SEQUENCER UART TX VVC - Command 1 - Command 2 - Command 3 read(SBI\_VVC, my\_reg\_address, my\_data) write(UART\_TX\_VVC, my\_data)





### The Tutorial

- Device Under Verification








### The Tutorial

- Testbench Architecture







### The Tutorial

- Hands On!

Please now open the tutorial PDF.

You will find it in the repository\* under doc/the-tutorial.pdf







