{"payload":{"header_redesign_enabled":false,"results":[{"id":"285549756","archived":false,"color":"#555555","followers":2,"has_funding_file":false,"hl_name":"AhmadrezaHadi/MIPS-Architecture-Using-Verilog","hl_trunc_description":"FPGA Final Project","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":285549756,"name":"MIPS-Architecture-Using-Verilog","owner_id":46087259,"owner_login":"AhmadrezaHadi","updated_at":"2022-09-15T05:37:27.467Z","has_issues":true}},"sponsorable":false,"topics":["verilog","hardware-description-language","fpga-programming"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":72,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAhmadrezaHadi%252FMIPS-Architecture-Using-Verilog%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/AhmadrezaHadi/MIPS-Architecture-Using-Verilog/star":{"post":"ckOpX6JFHXu-d39IsRK-u6Ize57h-p5YSlDmhliMKcxKt1AzYcXndfMJw43SMHKPClmpgmauGqQW0j4-x0N0JQ"},"/AhmadrezaHadi/MIPS-Architecture-Using-Verilog/unstar":{"post":"Yv8fnDHPljWS_gIPeSbE2V5dcEIdJSXm7mrNF95mYQeRzDIlDd3F0vWJE6Sl_wO6sBT_BHKF2yt9dGoih27QkQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"pgSs14EuQnUwc-kVUKMCanMZ8yP8lAOXcQCjfd95keJdIAeHIYCCsK409Yyw19L3f_Q6-4DNO4fu3xNoijhofw"}}},"title":"Repository search results"}