



Assignment 5: FIFO

Question # 1

Given a request signal in the clock domain A and a grant signal in the clock domain B, how to process the handshaking between request-grant with the request crossing from domain A to domain B? Similarly, how about signal grant from domain B to domain A?



The block diagram for this scenario is shown in the figure above.




The timing diagram for the above provided block diagram is shown.

Similarly for Domain B to domain A , domain B will generate the request signal and domain A will generate the grant signal. The protocol followed will be the same.


Question # 2

Following shows the implementation of the handshake synchronizer. The dotted line shows the clock domain crossing. Complete the timing diagram



Question # 3


Following shows a two level synchronizer



Flop 1 and flop 2 are used for synchronization of CDC from clk 1 to clk 2. What is the issue with this design? Correct it and draw a waveform. Keep propagation delays in mind.

We should remove the combinational circuit between flop 1 and flop 2 by moving it before flop 1. The reason is that in case the output of the and gate changes somewhere between the setup and hold time of flop1, it will cause metastability and metastability will take some time to settle to a stable value. Now in this case the combinational circuit will increase the delay and hence wrong output might be propagated to the output of the circuit.


The screenshot of the corrected circuit will be somewhat like this.



Question # 4

Why is the data synchronizer not used for reset synchronization?


Problem description: The most commonly used reset synchronizer is



The reset signal is applied at the reset of both flip flops instead at the input of the first flop. And the output of the second flop is used as a reset signal for the design . Your task is to draw the waveform of the above circuit. Why is this configuration used in case of reset signals?


Data synchronizers are not used for reset synchronization because sometimes we need to have an asynchronous reset that should propagate to the design as soon as it is asserted and the reset is de-asserted synchronously.

This configuration is used in reset signals because it can assert reset asynchronously and de-assert it synchronously which is the requirement in some cases. If we use a data synchronizer we cannot have an asynchronous reset.



Question#5

Design an asynchronous FIFO in system verilog as shown in the diagram.



Sol:

```

1  /*//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2
3                                     Memory Module
4
5  ////////////////////////////////////////////////////////////////////////
6
7  module SRAM #(parameter data_bits=8,
8                  parameter address_bits=4
9                )
10
11      (
12          input logic wclken,           // write enable signal
13          input logic wclk,             // write clock
14          input logic wfull,            // status signal to indicate full memory
15          input logic [data_bits-1:0] wdata, // data to be written
16          input logic [address_bits-1:0] waddr, // write address
17          output logic [data_bits-1:0] rdata, // read data
18          input logic [address_bits-1:0] raddr, // read address
19      );
20
21      logic [data_bits-1:0] memory [2**address_bits-1:0]; // memory
22
23      always_ff@(posedge wclk)
24      begin
25          if(wclken & !wfull)
26              memory[waddr] <= wdata;
27          end
28
29      assign rdata = memory[raddr];
30
31  endmodule

```

```

Open  [icon] FIFO_asyn.sv ~/Desktop/Resources/System Verilog
32 /*//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
33
34             FIFO_EMPTY MODULE
35
36 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
37
38
39
40 module FIFO_empty #(parameter data_bits=8,
41                     parameter address_bits=4
42                     )
43 (
44     input logic rclk,                // read clock
45     input logic rinc,                // read enable signal
46     input logic rrst_n,              // read counter reset
47     input logic [address_bits:0] rq2_wptr, // gray code pointer(write) passed from FIFO full module
48     output logic empty,              // memory is empty
49     output logic [address_bits-1:0] raddr, // read address
50     output logic [address_bits:0] rptr // gray code pointer to be passed to FIFO full module
51 );
52 logic carry,carry_next;
53 logic [address_bits-1:0] raddr_next;
54 logic [address_bits:0] rptr_next;
55 always_comb
56 begin
57     if(!rrst_n)
58         empty=1'b1; // always block for empty signal
59     else
60         empty=(rq2_wptr==rptr);
61     end
62
63 always_ff@(posedge rclk,negedge rrst_n) // always block for raddr and rptr
64 begin
65     if(!rrst_n)
66         {raddr,rptr,carry}<=0;
67     else
68         {raddr,rptr,carry}<={raddr_next,rptr_next,carry_next};
69     end
70
71 always_comb
72 begin // always comb for changing read address
73     if(rinc & !empty)
74     begin
75         {carry_next,raddr_next}={carry,raddr}+1;
76         rptr_next = ({carry, raddr} >> 1) ^ {carry, raddr};
77     end
78     else
79     begin
80         {carry_next,raddr_next}={carry,raddr};
81         rptr_next=rptr;
82     end
83 end
84 end
85

```

```

Open  [icon] FIFO_asyn.sv ~/Desktop/Resources/System Verilog
87
88 /*//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
89
90             FIFO_FULL MODULE
91
92 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
93
94 module FIFO_FULL #(parameter data_bits=8,
95                    parameter address_bits=4
96                    )
97 (
98     input logic wclk,                // write clock
99     input logic winc,                // write enable
100    input logic wrst_n,              // write counter reset
101    input logic [address_bits:0] wq2_rptr, // read pointer passed from FIFO empty module
102    output logic wfull,              // memory full
103    output logic [address_bits-1:0] waddr, // write address
104    output logic [address_bits:0] wptr // write pointer
105 );
106 logic carryf;
107 logic carryf_next;
108 logic [address_bits-1:0] waddr_next;
109 logic [address_bits:0] wptr_next;
110
111 always_comb
112 begin
113     if(!wrst_n)
114         wfull=1'b0; // always block for wfull signal
115     else
116         wfull=(wq2_rptr==(wptr ^ 5'b11000));
117     end
118
119 always_ff@(posedge wclk, negedge wrst_n)
120 begin
121     if(!wrst_n)
122         {carryf,waddr,wptr}<=0; // always block for write address and write pointer
123     else
124         {carryf,waddr,wptr}<={carryf_next,waddr_next,wptr_next};
125     end
126
127 always_comb
128 begin
129     if(winc & !wfull)
130         {carryf_next,waddr_next}={carryf,waddr}+1;
131     else
132     begin
133         {carryf_next,waddr_next}={carryf,waddr};
134     end
135
136     wptr_next = ({carryf_next, waddr_next} >> 1) ^ {carryf_next, waddr_next};
137 end
138
139 end
140 endmodule
141

```


```

FIFO_async.v
~/Desktop/Resources/System Verilog

142 /*//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
143
144 2 FLOP Synchronizer Modules for passing read and write pointers between modules
145 to generate full and empty signals.
146
147 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
148
149
150 module r2wsynchronize #(parameter data_bits=8,
151                          parameter address_bits=4
152                        )
153 (
154     input logic [address_bits:0] rptr,
155     input logic wclk,
156     input logic wrst_n,
157     output logic [address_bits:0] wq2_rptr
158 );
159 logic [address_bits:0] r2wintermediate;
160 always_ff@(posedge wclk,wrst_n)
161 begin
162     r2wintermediate<=rptr;
163     wq2_rptr<=r2wintermediate;
164 end
165 endmodule
166
167
168 module w2rsynchronize #(parameter data_bits=8,
169                          parameter address_bits=4
170                        )
171 (
172     input logic [address_bits:0] wptr,
173     input logic rclk,
174     input logic rrst_n,
175     output logic [address_bits:0] rq2_wptr
176 );
177 logic [address_bits:0] w2rintermediate;
178 always_ff@(posedge rclk,rrst_n)
179 begin
180     w2rintermediate<=wptr;
181     rq2_wptr<=w2rintermediate;
182 end
183 endmodule
184
185 module top #(parameter data_bits=8,                                // top module
186              parameter address_bits=4
187            )
188 (
189     input logic [data_bits-1:0] wdata,
190     input logic winc,wclk,wrst_n,rinc,rclk,rrst_n,
191     output logic [data_bits-1:0] rdata,
192     output logic wfull,empty
193 );
194 logic [address_bits:0] rq2_wptr;
195 logic [address_bits:0] wq2_rptr;
196 logic [address_bits:0] rptr,wptr;
197 logic [address_bits-1:0] raddr,waddr;
198 SRAM DUT1(.wclken(winc),.wclk,.raddr,.waddr,.wdata,.rdata,.wfull);
199 FIFO_empty DUT2(.rclk,.rinc,.rrst_n,.rq2_wptr,.empty,.raddr,.rptr);           //instantiation of modules
200 FIFO_FULL DUT3(.wclk,.winc,.wrst_n,.wq2_rptr,.wfull,.waddr,.wptr);
201 r2wsynchronize DUT4(.rptr,.wclk,.wrst_n,.wq2_rptr);
202 w2rsynchronize DUT5(.wptr,.rclk,.rrst_n,.rq2_wptr);
203
204
205 endmodule
206

```

All the modules are shown in the screenshots above.



This is the final waveform which verifies the functionality.

The EDA playground link is given

<https://www.edaplayground.com/x/Puhs>