

Assignment 5: FIFO

Question #1

Given a request signal in the clock domain A and a grant signal in the clock domain B, how to process the handshaking between request-grant with the request crossing from domain A to domain B? Similarly, how about signal grant from domain B to domain A?




The block diagram for this scenario is shown in the figure above.




The timing diagram for the above provided block diagram is shown.

Similarly for Domain B to domain A, domain B will generate the request signal and domain A will generate the grant signal. The protocol followed will be the same.

Question # 2
Following shows the implementation of the handshake synchronizer. The dotted line shows the clock domain crossing. Complete the timing diagram




Question # 3
Following shows a two level synchronizer



Flop 1 and flop 2 are used for synchronization of CDC from clk 1 to clk 2. What is the issue with this design? Correct it and draw a waveform. Keep propagation delays in mind.


We should remove the combinational circuit between flop 1 and flop 2 by moving it before flop 1. The reason is that in case the output of the and gate changes somewhere between the setup and hold time of flop1, it will cause metastability and metastability will take some time to settle to a stable value. Now in this case the combinational circuit will increase the delay and hence wrong output might be propagated to the output of the circuit.

The screenshot of the corrected circuit will be somewhat like this.



Question #4


Why is the data synchronizer not used for reset synchronization? Problem description: The most commonly used reset synchronizer is



The reset signal is applied at the reset of both flip flops instead at the input of the first flop. And the output of the second flop is used as a reset signal for the design. Your task is to draw the waveform of the above circuit. Why is this configuration used in case of reset signals?


Data synchronizers are not used for reset synchronization because sometimes we need to have an asynchronous reset that should propagate to the design as soon as it is asserted and the reset is de-asserted synchronously.

This configuration is used in reset signals because it can assert reset asynchronously and de-assert it synchronously which is the requirement in some cases. If we use a data synchronizer we cannot have an asynchronous reset.



Question#5

Design an asynchronous FIFO in system verilog as shown in the diagram.



Sol:

```
FIFO_asyn.sv
 Open V 1
                                                                              ~/Desktop/Resources/System Verilog
 Memory Module
 module SRAM #(parameter data_bits=8,
              parameter address bits=4
10
     input logic wclken,
                                         // write enable signal
     input logic wclk,
                                         // write clock
     input logic wfull,
input logic [data_bits-1:0] wdata,
                                         // status signal to indicate full memory
                                         // data to be written
14
     input logic [address_bits-1:0] waddr,
output logic [data_bits-1:0] rdata,
                                         // write address
// read data
16
     input logic [address_bits-1:0] raddr
                                         // read address
18
19
   logic [data_bits-1:0] memory [2**address_bits-1:0];
20
                                                      // memory
   always_ff@(posedge wclk)
     begin
       if(wclken & !wfull)
24
         memory[waddr]<=wdata;</pre>
26
28
   assign rdata=memory[raddr];
29
30 endmodule
```

```
FIFO_asyn.sv
 Open > F
FIFO EMPTY MODULE
 40 module FIFO_empty #(parameter data_bits=8,
41 parameter address_bits=4
42 )
42
43
445
46
47
48
50
51
55
55
57
58
59
61
62
63
64
65
66
67
77
77
78
79
80
81
82
          input logic rclk,
input logic rinc,
input logic rrst_n,
input logic [address_bits:0] rq2_wptr,
output logic [address_bits-1:0] raddr,
output logic [address_bits-1:0] rptr
                                                                                       // read clock
// read enable signal
// read counter reset
// gray code pointer(write) passed from FIFO full module
// memory is empty
// read address
// gray code pointer to be passed to FIFO full module
      );
logic carry,carry_next;
logic [address_bits-1:0] raddr_next;
logic [address_bits:0] rptr_next;
always_comb
begin
    if(!rrst_n)
    rempty=1'b1;
    else
    rempty=(rq2_wptr==rptr);
end
                                                                          // always block for empty signal
      always_ff@(posedge rclk,negedge rrst_n)
                                                                            // always block for raddr and rptr
          wways_rr@(posedge rcik,negedge rrst_n) // diwdys blob
begin
if(!rrst_n)
{raddr,rptr,carry}<=0;
else
{raddr,rptr,carry}<={raddr_next,rptr_next,carry_next};
end</pre>
       always_comb
                                                                             // always comb for changing read address
          begin
  if(rinc & !rempty)
               pegin
    {carry_next,raddr_next}={carry,raddr}+1;
    rptr_next = ({carry, raddr} >> 1) ^ {carry, raddr};
end
             end
else
begin
{carry_next,raddr_next}={carry,raddr};
rptr_next=rptr;
```


```
FIFO_asyn.sv
      Open ~

    144 2 FLOP Synchronizer Modules for passing read and write pointers between modules
    145 to generate full and empty signals.

| 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 | 150 
input logic [address_bits:0] rptr,
input logic wclk,
input logic wrst_n,
                            output logic [address_bits:0] wq2_rptr
                 );
logic [address_bits:0] r2wintermediate;
always_ff@(posedge wclk,wrst_n)
begin
    r2wintermediate<=rptr;
wo2 rptr<=r2wintermediate:</pre>
                                    wq2_rptr<=r2wintermediate;
                   endmodule
                   input logic [address_bits:0] wptr,
input logic rclk,
input logic rrst_n,
output logic [address_bits:0] rq2_wptr
                 );
logic [address_bits:0] w2rintermediate;
always_ff@(posedge rclk,rrst_n)
```

```
185 module top #(parameter data_bits=8,
                                                                  // top module
186
                       parameter address_bits=4
187
188
189
       input logic [data_bits-1:0] wdata,
       input logic winc,wclk,wrst_n,rinc,rclk,rrst_n,
190
        output logic [data_bits-1:0] rdata,
191
192
        output logic wfull, rempty
193
     logic [address_bits:0] rq2_wptr;
logic [address_bits:0] wq2_rptr;
194
195
196
     logic [address_bits:0] rptr,wptr;
197
     logic [address_bits-1:0] raddr,waddr;
198
     SRAM DUT1(.wclken(winc),.wclk,.raddr,.waddr,.wdata,.rdata,.wfull);
199
     FIFO_empty DUT2(.rclk,.rinc,.rrst_n,.rq2_wptr,.rempty,.raddr,.rptr);
                                                                                        //instantiation of modules
200
     FIFO_FULL DUT3(.wclk,.winc,.wrst_n,.wq2_rptr,.wfull,.waddr,.wptr);
201
     r2wsynchronize DUT4(.rptr,.wclk,.wrst_n,.wq2_rptr);
202
     w2rsynchronize DUT5(.wptr,.rclk,.rrst_n,.rq2_wptr);
203
204
205 endmodule
206
```

All the modules are shown in the screenshots above.



This is the final waveform which verifies the functionality.

The EDA playground link is given

https://www.edaplayground.com/x/Puhs