
// data flow




Note: opmode input has a register and mux pair in the design entry the same way as the input A, D, or C

// results

```
# [RESET correct] Outputs zero after reset
                                     10 D= 25 C= 350 PCIN=281473911971457
# [correct test] Inputs: A=
                           20 B=
# Expected -> BCOUT: 0000f, M: 00000012c, P: 00000000032, CARRYOUT: 0
# Got -> BCOUT: 0000f, M: 00000012c, P: 00000000032, CARRYOUT: 0
# [correct test] Inputs: A=
                            20 B= 10 D=
                                                               350 PCIN=
                                                                             112818957
# Expected -> BCOUT: 00023, M: 0000002bc, P: 00000000000, CARRYOUT: 0
# Got -> BCOUT: 00023, M: 0000002bc, P: 00000000000, CARRYOUT: 0
                                                              350 PCIN=281472983847442
# [correct test] Inputs: A=
                            20 B=
                                     10 D=
# Expected -> BCOUT: 0000a, M: 0000000c8, P: 00000000000, CARRYOUT: 0
# Got -> BCOUT: 0000a, M: 0000000c8, P: 00000000000, CARRYOUT: 0
# [correct test] Inputs: A=
                              5 B=
                                     6 D=
                                              25 C=
                                                                         3000
                                                              350 PCIN=
# Expected -> BCOUT: 00006, M: 00000001e, P: fe6fffec0bb1, CARRYOUT: 1
# Got -> BCOUT: 00006, M: 00000001e, P: fe6fffec0bb1, CARRYOUT: 1
# All tests passed successfully!
# ** Note: $stop : TB DSP 48 Al.v(130)
   Time: 140 ns Iteration: 1 Instance: /DSP48Al tb
# Break in Module DSP48Al tb at TB DSP 48 Al.v line 130
```


All outputs are correct

// simulation



// correct wave form

// Schematic (RTL)




// blue block : in file (reg_or_wire.v)

// messages(RTL)










- > 6 [Synth 8-3331] design GenericRegMux has unconnected port CLK (40 more like this)
 - [Constraints 18-5210] No constraint will be written out.

// Utilization report (synt.)












// message(impl.)



// Utilization report (impl.)





Note: Linting tool not working yet.