Project (1): Spartan6 - DSP48A1

Ahmed Saad Sweffi

Under the Supervision of Eng. Kareem Wassem

1 RTL Code for the Design and Mux

1.1 Mux Code

```
module reg_mux(rst, clk, ce, sel, in, out_mux);
       parameter reg_size = 18;
2
       parameter RST_TYPE = "SYNC";
       input rst, clk, ce, sel;
       input [reg_size-1:0] in;
       output wire [reg_size-1:0] out_mux;
       reg [reg_size-1:0] out_ff;
       generate
           if (RST TYPE == "SYNC") begin
10
               always @(posedge clk) begin
11
                    if (rst)
12
                        out_ff <= {reg_size{1'b0}};
13
                    else if (ce)
14
                        out ff <= in;
15
               end
16
           end else begin
17
               always @(posedge clk or posedge rst) begin
                    if (rst)
19
                        out_ff <= {reg_size{1'b0}};
20
                    else if (ce)
21
                        out_ff <= in;
22
23
                end
           end
24
       endgenerate
25
26
       assign out_mux = (sel) ? out_ff : in;
27
  endmodule
```

1.2 DSP Design Code

```
module firstDSP(A, B, C, D, CARRYIN, clk, opmode, BCIN,
      CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP,
2
      RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
      BCOUT, PCIN, PCOUT, M, P, CARRYOUT, CARRYOUTF);
4
      parameter AOREG = 0;
6
      parameter A1REG = 1;
      parameter BOREG = 0;
      parameter B1REG = 1;
      parameter CREG = 1;
10
      parameter DREG = 1;
11
12
      parameter MREG = 1;
      parameter PREG = 1;
      parameter CARRYINREG = 1;
14
      parameter CARRYOUTREG = 1;
15
```

```
parameter OPMODEREG = 1;
16
      parameter CARRYINSEL = "OPMODE5";
17
      parameter B_INPUT = "DIRECT";
18
      parameter RSTTYPE = "SYNC";
19
20
      input clk, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
21
      input RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
22
           CARRYIN;
      input [7:0] opmode;
23
      input [17:0] A, B, D, BCIN;
24
      input [47:0] C, PCIN;
25
      output CARRYOUT, CARRYOUTF;
26
27
      output [17:0] BCOUT;
      output [35:0] M;
      output [47:0] P, PCOUT;
29
30
      wire CYI, CIN, carryout_postsum;
31
      wire [7:0] opmode_mux;
32
      wire [17:0] A0, A1, B0, B1, D_mux, B_mux, PRE_SUM, B0_mux;
33
      wire [35:0] prod;
34
      wire [47:0] C_mux, conc_signal, post_sum;
35
      reg [47:0] X_mux, Z_mux;
36
37
      assign CYI = (CARRYINSEL == "OPMODE5") ? opmode_mux[5] : (
38
          CARRYINSEL == "CARRYIN") ? CARRYIN : 0;
      assign B_mux = (B_INPUT == "DIRECT") ? B : (B_INPUT == "CASCADE
          ") ? BCIN : 0;
      assign PRE_SUM = (opmode_mux[6]) ? D_mux- B0 : D_mux + B0;
40
      assign B0_mux = (opmode_mux[4]) ? PRE_SUM : B0;
41
42
      assign conc_signal = {D_mux[11:0], A1, B1};
      assign prod = A1 * B1;
      assign BCOUT = B1;
44
      assign {carryout_postsum, post_sum} = (opmode_mux[7]) ? (Z_mux-
45
          (X_mux + CIN)) : (Z_mux + X_mux + CIN);
      assign CARRYOUTF = CARRYOUT;
46
      assign PCOUT = P;
47
      reg_mux #(.reg_size(18), .RST_TYPE(RSTTYPE)) A0_REG (RSTA, clk,
49
          CEA, AOREG, A, AO);
      reg_mux #(.reg_size(18), .RST_TYPE(RSTTYPE)) A1_REG (RSTA, clk,
50
          CEA, A1REG, A0, A1);
      reg_mux #(.reg_size(18), .RST_TYPE(RSTTYPE)) B0_REG (RSTB, clk,
51
          CEB, AOREG, B_mux, BO);
      reg_mux #(.reg_size(18), .RST_TYPE(RSTTYPE)) B1_REG (RSTB, clk,
52
          CEB, A1REG, B0_mux, B1);
      reg_mux #(.reg_size(18), .RST_TYPE(RSTTYPE)) D_REG (RSTD, clk,
53
          CED, DREG, D, D_mux);
      req_mux #(.req_size(48), .RST_TYPE(RSTTYPE)) C_REG (RSTC, clk,
54
          CEC, CREG, C, C_mux);
      reg_mux #(.reg_size(8), .RST_TYPE(RSTTYPE)) OPMODE_REG (
55
          RSTOPMODE, clk, CEOPMODE, OPMODEREG, opmode, opmode_mux);
```

```
reg_mux #(.reg_size(36), .RST_TYPE(RSTTYPE)) M_REG (RSTM, clk,
56
          CEM, MREG, prod, M);
       reg_mux #(.reg_size(1), .RST_TYPE(RSTTYPE)) CARRYIN_REG (
57
          RSTCARRYIN, clk, CECARRYIN, CARRYINREG, CYI, CIN);
       reg_mux #(.reg_size(1), .RST_TYPE(RSTTYPE)) CARRYOUT_REG (
58
          RSTCARRYOUT, clk, CECARRYOUT, CARRYOUTREG, carryout_postsum,
          CARRYOUT);
       reg_mux #(.reg_size(48), .RST_TYPE(RSTTYPE)) P_REG (RSTP, clk,
          CEP, PREG, post_sum, P);
60
       always @(*) begin
61
           case ({opmode_mux[1], opmode_mux[0]})
62
               2'b00: X_mux = 0;
63
               2'b01: X_mux = M;
               2'b10: X_mux = PCOUT;
65
               2'b11: X_mux = conc_signal;
66
           endcase
67
       end
68
69
       always @(*) begin
70
           case ({opmode_mux[3], opmode_mux[2]})
71
               2'b00: Z_mux = 0;
72
               2'b01: Z mux = PCIN;
73
               2'b10: Z_mux = P;
74
               2'b11: Z_mux = C_mux;
75
           endcase
    end
77
  endmodule
```

2 Simulation on Questa Sim

2.1 TestBench

```
module firstDSP_tb();
      reg clk, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
2
      reg RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
3
         CARRYIN;
      reg [7:0] opmode;
      reg [17:0] A, B, D, BCIN;
      reg [47:0] C, PCIN;
      wire CARRYOUT, CARRYOUTF, CARRYOUT_2, CARRYOUTF_2;
      wire [17:0] BCOUT, BCOUT 2;
      wire [35:0] M, M2;
      wire [47:0] P, P_2, PCOUT, PCOUT_2;
10
11
    // Instantiate the first DUT
12
      firstDSP dut (
13
      .A(A), .B(B), .C(C), .D(D), .CARRYIN(CARRYIN), .clk(clk), .
         opmode (opmode), .BCIN (BCIN),
```

```
.CEA(CEA), .CEB(CEB), .CEC(CEC), .CECARRYIN(CECARRYIN), .CED
15
               (CED), .CEM(CEM), .CEOPMODE(CEOPMODE), .CEP(CEP),
           .RSTA(RSTA), .RSTB(RSTB), .RSTC(RSTC), .RSTCARRYIN(
16
              RSTCARRYIN), .RSTD(RSTD), .RSTM(RSTM), .RSTOPMODE(
              RSTOPMODE), .RSTP(RSTP),
           .BCOUT(BCOUT), .PCIN(PCIN), .PCOUT(PCOUT), .M(M), .P(P), .
17
              CARRYOUT (CARRYOUT), .CARRYOUTF (CARRYOUTF)
      );
19
    // Instantiate with modified parameters
20
      firstDSP #(
21
           .CARRYINSEL("CARRYIN"), .B INPUT("CASCADE"), .RSTTYPE("ASYNC
22
              ")
      ) dut_2 (
23
           .A(A), .B(B), .C(C), .D(D), .CARRYIN(CARRYIN), .clk(clk), .
24
              opmode (opmode), .BCIN (BCIN),
           .CEA(CEA), .CEB(CEB), .CEC(CEC), .CECARRYIN(CECARRYIN), .CED
25
              (CED), .CEM(CEM), .CEOPMODE(CEOPMODE), .CEP(CEP),
           .RSTA(RSTA), .RSTB(RSTB), .RSTC(RSTC), .RSTCARRYIN(
26
              RSTCARRYIN), .RSTD(RSTD), .RSTM(RSTM), .RSTOPMODE(
              RSTOPMODE), .RSTP(RSTP),
           .BCOUT(BCOUT_2), .PCIN(PCIN), .PCOUT(PCOUT_2), .M(M2), .P(
27
              P 2), .CARRYOUT(
      CARRYOUT_2), .CARRYOUTF(CARRYOUTF_2)
28
      );
29
     // Clock
31
      initial begin
32
           clk = 1;
33
           forever #2 clk = \simclk;
34
      end
36
      integer i;
37
      initial begin
38
       // reset
39
           RSTA = 1; RSTB = 1; RSTC = 1; RSTCARRYIN = 1;
40
           RSTD = 1; RSTM = 1; RSTOPMODE = 1; RSTP = 1;
41
           for (i = 0; i < 10; i = i + 1) begin
42
               @(negedge clk);
43
               A = $random; B = $random; C = $random; D = $random; BCIN
44
                   = $random; PCIN =
       $random; opmode = $random;
45
           CARRYIN = $random; CEA = $random; CEB = $random; CEC =
              $random; CECARRYIN =
       $random;
47
           CED = $random; CEM = $random; CEP = $random; CEOPMODE =
48
              $random;
           #5;
           // Testing internal sync reset
50
           if (dut.B1 != 0 || dut.A1 != 0 || dut.D_mux != 0 || dut.
51
              C_mux != 0 ||dut.opmode_mux != 0 || dut.M != 0 || dut.CIN
```

```
!= 0 || dut.CARRYOUT != 0|| dut.P != 0) begin
               $display("Error in SYNCH RESET functionality");
52
               $stop;
53
           end
54
       // Testing internal async reset
55
           if (dut_2.B1 != 0 || dut_2.A1 != 0 || dut_2.D_mux != 0 ||
56
              dut_2.C_mux != 0||dut_2.opmode_mux != 0 || dut_2.M != 0
              || dut_2.CIN != 0 || dut_2.CARRYOUT != 0 || dut_2.P != 0)
               begin
           $display("Error in ASYNCH RESET functionality");
57
           $stop;
58
           end
59
      end
      $display("RESET TEST PASSED");
62
      // Deassert reset
63
      RSTA = 0; RSTB = 0; RSTC = 0; RSTCARRYIN = 0;
64
      RSTD = 0; RSTM = 0; RSTOPMODE = 0; RSTP = 0;
65
      CEA = 0; CEB = 0; CEC = 0; CECARRYIN = 0; CED = 0; CEM = 0;
66
         CEOPMODE = 0; CEP =0;
      for (i = 0; i < 10; i = i + 1) begin
           @(negedge clk);
68
           A = $random; B = $random; C = $random; D = $random; BCIN =
69
              $random; PCIN =
      $random; opmode = $random;
           CARRYIN = $random;
71
           #5;
72
           // Testing clock enable with sync reset
73
           if (dut.B1 != 0 || dut.A1 != 0 || dut.D_mux != 0 || dut.
74
              C_mux != 0 ||dut.opmode_mux != 0 || dut.M != 0 || dut.CIN
               != 0 || dut.CARRYOUT != 0|| dut.P != 0) begin
                   $display("Error in CLOCK ENABLE functionality");
75
                   $stop;
76
           end
77
           // Testing clock enable with async reset
78
               if (dut_2.B1 != 0 || dut_2.A1 != 0 || dut_2.D_mux != 0
79
                  || dut_2.C_mux != 0||dut_2.opmode_mux != 0 || dut_2.M
                   != 0 || dut_2.CIN != 0 || dut_2.CARRYOUT != 0 ||
                  dut_2.P != 0) begin
                   $display("Error in CLOCK ENABLE functionality");
80
                   $stop;
81
               end
82
           end
           $display("CLOCK ENABLE TEST PASSED");
84
85
           // Testing specific functional cases
86
           @(negedge clk);
87
           CEA = 1; CEB = 1; CEC = 1; CECARRYIN = 1; CED = 1; CEM = 1;
              CEOPMODE = 1; CEP =1;
           A = 1; B = 2; C = 3; D = 4; opmode = 8'b00111101; BCIN = 5;
89
              CARRYIN = 0;
```

```
repeat (5) @(negedge clk);
90
            opmode = 8'b00000011; BCIN = 10; CARRYIN = 1;
92
            repeat (5) @(negedge clk);
93
94
            opmode = 8'b10011010; BCIN = 5; CARRYIN = 0;
95
            repeat (5) @(negedge clk);
96
            opmode = 8'b10100101; BCIN = 10; CARRYIN = 0; PCIN = 100;
            repeat (10) @(negedge clk);
99
100
            $stop;
101
102
       end
   endmodule
103
```

2.2 Do File

```
vsim -voptargs=+acc work.firstDSP_tb
  add wave-position insertpoint \
  sim:/firstDSP_tb/clk \
  sim:/firstDSP_tb/CEA \
  sim:/firstDSP_tb/CEB \
  sim:/firstDSP_tb/CEC \
  sim:/firstDSP_tb/CECARRYIN \
  sim:/firstDSP_tb/CED \
  sim:/firstDSP_tb/CEM \
  sim:/firstDSP_tb/CEOPMODE \
10
  sim:/firstDSP_tb/CEP \
11
  sim:/firstDSP_tb/RSTA \
12
  sim:/firstDSP_tb/RSTB \
  sim:/firstDSP_tb/RSTC \
  sim:/firstDSP_tb/RSTCARRYIN \
15
  sim:/firstDSP_tb/RSTD \
16
  sim:/firstDSP tb/RSTM \
17
  sim:/firstDSP_tb/RSTOPMODE \
18
  sim:/firstDSP_tb/RSTP \
  sim:/firstDSP_tb/CARRYIN \
  sim:/firstDSP_tb/opmode \
21
  sim:/firstDSP_tb/A \
22
  sim:/firstDSP_tb/B \
23
  sim:/firstDSP_tb/D \
24
  sim:/firstDSP_tb/BCIN \
  sim:/firstDSP_tb/C \
26
  sim:/firstDSP_tb/PCIN \
27
  sim:/firstDSP_tb/CARRYOUT \
28
  sim:/firstDSP tb/CARRYOUTF \
29
  sim:/firstDSP_tb/CARRYOUT_2 \
  sim:/firstDSP_tb/CARRYOUTF_2 \
32 sim:/firstDSP_tb/BCOUT \
  sim:/firstDSP_tb/BCOUT_2 \
```

```
sim:/firstDSP_tb/M \
sim:/firstDSP_tb/M2 \
sim:/firstDSP_tb/P \
sim:/firstDSP_tb/P_2 \
sim:/firstDSP_tb/PCOUT \
sim:/firstDSP_tb/PCOUT_2 \
sim:/firstDSP_tb/I
run -all
```

3 Design Figures





Figure 1: The DSP4A1.



<u>Note</u>: opmode input has a register and mux pair in the design entry the same way as the input A. D. or C

Figure 2: The Elaborated Design.

Figure 3: The messages bar shows no critical errors.




Figure 4: Wave form.




Figure 5: Report Timing Summary.




Figure 6: Inside the design of the Opmode.




Figure 7: Utilization Report.




Figure 8: The DSP4A1.




Figure 9: The Implementation Design after running it.




Figure 10: The Elaborated Design and messages.




Figure 11: The Elaborated Design.