ICPEDIA

PnR Internship



Internship Project


Submitted by: Ahmed Abd-Elmotagly Ahmed

Running synthesis:


```
.ane$ ./flow.tcl -design wbqspiflash -tag icpedia_project_1 to synthesis
OpenLane a633b1fd2529851b284d7704c7f45cad5222f031
All rights reserved. (c) 2020-2022 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.
 [INFO]: Using design configuration at /home/opentools/OpenLane/designs/wbqspiflash/config.tcl
INFO]: Sourcing Configurations from /home/opentools/OpenLane/designs/wbqspiflash/config.tcl
[INFO]: PDKs root directory: /home/opentools/OpenLane/pdks
 [INFO]: Running Synthesis...
 INFOl: Running IO Placement...
 INFO]: Running Global Placement...
 INFO]: Running Global Routing Resizer Timing Optimizations...
  INFO]: Writing Verilog...
 INFOl: Running Detailed Placement...
 INFO]: Running Detailed Routing...
INFO]: No DRC violations after detailed routing.
 INFO]: Running parasitics-based static timing analysis...
```

Synthesis is completed with no errors.

Modifying config.tcl to change the pins order depending on the given file:



The file "pins_order.cfg" based on the required order:



Changing the thickness to x1

```
39 set ::env(FP_IO_VTHICKNESS_MULT) 1
40 set ::env(FP_IO_HTHICKNESS_MULT) 1
```

Changing length to 2 um

```
35 set ::env(FP_IO_HLENGTH) 2
36 set ::env(FP_IO_VLENGTH) 2
```

Editing the power structure to have metal straps in met2 to met5:

```
44 set ::env(FP_PDN_LOWER_LAYER) met2
45 set ::env(FP_PDN_UPPER_LAYER) met5
```

Changing the required values

```
21 set ::env(FP_PDN_VOFFSET) 5.32

22 set ::env(FP_PDN_VPITCH) 30.94

23 set ::env(FP_PDN_HOFFSET) 5.65


24 set ::env(FP_PDN_HPITCH) 30.80

25
```

Running floorplan

```
Running SPEF Extraction at the max process corner...
| Running Multi-Corner Static Tining Analysis at the max process corner...
| Running SPEF Extraction at the one process corner...
| Running SPEF Extraction at the one process corner...
| Running SPEF Extraction at the one process corner...
| Running SPEF Extraction at the one process corner...
| Running Multi-Corner Static Tining Analysis at the non process corner...
| Running Multi-Corner Static Tining Analysis at the non process corner...
| Running Multi-Corner Static Tining Analysis at the non process corner...
| Running Multi-Corner Static Tining Analysis at the non process corner...
| Running Magic to generate warlows views...
| Streaming out COS-II with Riayout...
| Streaming out COS-II with Riayout...
| Streaming out COS-II with Riayout...
| Running Magic Spice Export from LEF...
| Artiting Powered Verliog...
| Artiting Powered Verliog...
| Artiting Powered Verliog...
| Running LEF LVS...
| Running LEF LVS...
| Running Jaic DRC...
| Converting Magic DRC Violations to Magic Readable Fornat...
| Converting Magic DRC Violations to Riayout XML Database...
| No DRC Violations after COS streaming out.
| Saving current set of views in designs/whospiflash/runs/topedia_project_i__/reports//statics.csv.
| There are no karnout violations in the design at the typical corner. Please refer to 'designs/whospiflash/runs/topedia_project_i_/reports/statics.csv.
| There are no stup violations in the design at the typical corner. Please refer to 'designs/whospiflash/runs/topedia_project_i_/reports/statics.csv.
| There are no stup violations in the design at the typical corner. Please refer to 'designs/whospiflash/runs/topedia_project_i_/reports/statics.csv.
| There are no stup violations in the design at the typical corner. Please refer to 'designs/whospiflash/runs/topedia_project_i_/reports/statics.csv.
| There are no stup violations in the design at the typical corner. Please refer to 'designs/whospiflash/runs/topedia_project_i_/reports/statics.csv.
| There are no stup
```

Checking the floorplan in interactive:



The required pin order is achieved.

Initial die area and core area:


```
56 [INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
57 [INFO] Floorplanned on a die area of 0.0 0.0 256.315 267.035 (microns). Saving to /home/opentools/OpenLane/designs/wbqspiflash/runs/icpedia_project_1___/reports/floorplan/3-
initial_fp_die_area.rpt.|
58 [INFO] Floorplanned on a core area of 5.52 10.88 250.7 255.68 (microns). Saving to /home/opentools/OpenLane/designs/wbqspiflash/runs/icpedia_project_1___/reports/floorplan/3-
initial_fp_core_area.rpt.|
1158 report_design_area
1160 Design area 28261 u^2 47% utilization.
1161 area_report_end
Clock period:
  22 # Timing Constraints
```


24 create_clock -name i_clk -period 20.0000 [get_ports {i_clk}]

Changing clock period to 15 and using time driven placement



Changing target density to 0.6



Enabling fill insertion:

Running to cts:

```
llane$ ./flow.tcl -design wbqspiflash -tag icpedia_project_2 -to cts
OpenLane a633b1fd2529851b284d7704c7f45cad5222f031
All rights reserved. (c) 2020-2022 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.
  INFO]: Using design configuration at /home/opentools/OpenLane/designs/wbqspiflash/config.tcl
INFO]: Sourcing Configurations from /home/opentools/OpenLane/designs/wbqspiflash/config.tcl
INFO]: PDKs root directory: /home/opentools/OpenLane/pdks
  INFO]: Optimization Standard Cell Library is set to: sky130_fd_sc_hd
INFO]: Sourcing Configurations from /home/opentools/OpenLane/designs/wbqspiflash/config.tcl
  INFO]: Run Directory: /home/opentools/OpenLane/designs/wbqspiflash/runs/icpedia_project_2
INFO]: Preparing LEF files for the nom corner...
  INFO]: Running Synthesis...
  INFO]: Extracting core dimensions...
INFO]: Set CORE_WIDTH to 245.18, CORE_HEIGHT to 244.8.
  INFO]: Running Clock Tree Synthesis...
   INFO]: Running Placement Resizer Timing Optimizations...
  INFO]: Writing Verilog...
INFO]: Saving current set of views in 'designs/wbqsplflash/runs/icpedia_project_2/results/final'...
  INFO]: Cenerating Tinal Set of reports...

INFO]: Created manufacturability report at 'designs/wbqspiflash/runs/icpedia_project_2/reports/manufacturability.rpt'.

INFO]: Created metrics report at 'designs/wbqspiflash/runs/icpedia_project_2/reports/metrics.csv'.

INFO]: There are no max slew, max fanout or max capacitance violations in the design at the typical corner.

INFO]: There are no hold violations in the design at the typical corner.
```

- → Reduced the area clock frequency with no violations.
- → Next table illustrates differences between the two configurations:

	1st config	2 nd config
Core Area	245.7*245.68	245.18 * 244.8
Clock period	20 ns	15 ns
Placement target density	0.55	0.6
Die Area	256.315 * 267.035	256.315 * 267.035

Setting: DRT_OPT_ITERS to 64

```
40
41 set ::env(DRT_OPT_ITERS) 64
42
```

Running to routing:

```
Lane$ ./flow.tcl -design wbqspiflash -tag icpedia_project_2_ -to routing
OpenLane a633b1fd2529851b284d7704c7f45cad5222f031
All rights reserved. (c) 2020-2022 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.
  [INFO]: Using design configuration at /home/opentools/OpenLane/designs/wbqspiflash/config.tcl
INFO]: Sourcing Configurations from /home/opentools/OpenLane/designs/wbqspiflash/config.tcl
INFO]: PDKs root directory: /home/opentools/OpenLane/pdks
  [INFO]: Standard Cett Library, skylso | Id_Sc_No
[INFO]: Optimization Standard Cell Library is set to: skyl30_fd_sc_hd
[INFO]: Sourcing Configurations from /home/opentools/OpenLane/designs/wbqspiflash/config.tcl
[INFO]: Run Directory: /home/opentools/OpenLane/designs/wbqspiflash/runs/icpedia_project_2_
[INFO]: Preparing LEF files for the nom corner...
   INFO]: Preparing LEF files for the min corner...
INFO]: Preparing LEF files for the max corner...
   INFO]: Running Initial Floorplanning...
INFO]: Extracting core dimensions...
  INFO]: Writing Verilog...
  INFO]: Saving current set of views in 'designs/wbqspiflash/runs/icpedia_project_2_/results/final'...
INFO]: Saving runtime environment...
INFO]: Generating final set of reports...
```

Setting: DRT_OPT_ITERS to 1

```
[INFO]: Running Detailed Placement...
| STEP 18] |
| INFO]: Running Global Routing...
| INFO]: Running Global Routing...
| INFO]: Running Fill Insertion...
| STEP 19] |
| INFO]: Running Fill Insertion...
| STEP 20] |
| INFO]: Running Fill Insertion...
| STEP 20] |
| INFO]: Running Detailed Routing...
| STEP 21] |
| INFO]: Running Detailed Routing...
| STEP 21] |
| INFO]: Running Detailed Routing...
| STEP 21] |
| INFO]: Saving current set of views in 'designs/bdaspiflash/runs/icpedia_project_2_/results/final'...
| INFO]: Generating final set of reports...
| STEP 21] |
| INFO]: Created manufacturability report at 'designs/bdaspiflash/runs/icpedia_project_2_/reports/manufacturability.rpt'.
| INFO]: Created metrics report at 'designs/bdaspiflash/runs/icpedia_project_2_/reports/manufacturability.rpt'.
| INFO]: Saving runtine environment...
| STEP 21] |
| STEP 22] |
| STEP 23] |
| STEP 24] |
| STEP 24] |
| STEP 25] |
| STEP 26] |
| STEP 27] |
| STEP 27] |
| STEP 28] |
|
```

Violations appeared.



→ Iterations is set to 64 to continue without DRCs.



Continue the flow.tcl

The final .lef file in klayout:



The final .gds file in klayout:



.lef and .gds are two different file formats used for representing layouts.


- → .lef: includes details such as the cell dimensions, pin locations, layer information, and other properties.
- → .gds: geometric data of layout. the actual shapes and layers that make up the layout, commonly used for manufacturing purposes, as they provide a precise representation of the layout that can be used by fabrication facilities.

Pins in Klayout:

o/p pins on metal 2



i/p pins on metal 3



Metal 2 \rightarrow 69

Metal 3 \rightarrow 70

Iteration #	Changed Parameters	Clock	Core area	Die Area	DRCs
		period			
1	No. of iterations = 1	20	245.7*245.68	256.315 *	1492
	Placement Target density = 0.55			267.035	
2	No. of iterations = 64	15	245.18*244.8	256.315 *	0
	Placement Target density = 0.6			267.035	
	Enabled fill insertion				
	Using time driven placement				
3	Cts tolerance = 50	5	218.96 * 217.6		
	Cts skew = 100				
	Core util = 50				
	Fill insertion = 0				
	GLB_RT_MAX_DIODE_INS_ITERS= 5				
	Placement Target density = 0.5				

Could not solve the over-congestion error in detailed routing , probably the solution is in increasing halos and unused area surrounding blocks.