## Accumulator verification plan

## Verification plan for an asynchronous reset accumulator design

| Features |                      | Checkers list   | Stimulus                    | Priority |               |
|----------|----------------------|---|-----------------------------|----------|---------------|
|          |                      | - @posedge reset<br>Sum=0<br>- @negedge reset sum=0   |                             | -        | High<br>High  |
| 1.       | Reset                | <ul><li>i.e. till next posedge clk</li><li>While reset = 1 -&gt; sum=0</li><li>While reset=0 -&gt; sum counting</li></ul> | - Reset = 0 → 1             |          | Medium<br>Low |
| 2.       | Clock<br>sensitivity | Sum updated @negedge clk<br>Addition occurs @posedge clk  | - Change amt before negedge | 1        | High          |
| 3.       | Accumulation         | Correct sum result  | - Apply different inputs    | -        | High          |

## Simulation with VCS and results viewed in Synopsys DVE

