




# Accumulator verification plan

## Verification plan for an asynchronous reset accumulator design

Features		Checkers list	Stimulus	Priority
1.	Reset	<ul style="list-style-type: none"><li>- @posedge reset Sum=0</li><li>- @negedge reset sum=0 i.e. till next posedge clk</li><li>- While reset = 1 -&gt; sum=0</li><li>- While reset=0 -&gt; sum counting</li></ul>	- Reset = 0 → 1	<ul style="list-style-type: none"><li>- High</li><li>- High</li><li>- Medium</li><li>- Low</li></ul>
2.	Clock sensitivity	<ul style="list-style-type: none"><li>Sum updated @negedge clk</li><li>Addition occurs @posedge clk</li></ul>	- Change amt before negedge	<ul style="list-style-type: none"><li>- High</li></ul>
3.	Accumulation	Correct sum result	- Apply different inputs	<ul style="list-style-type: none"><li>- High</li></ul>

## Simulation with VCS and results viewed in Synopsys DVE



```
Simulation complete, time is 208.
VCS Simulation Report
Time: 208
CPU Time: 3.280 seconds; Data structure size: 0.0Mb
Fri Apr 29 03:22:28 2016
```