

# Verilog Lint

## **EDA Project Report CSE312**

Presented to:

DR.Eman El Mandouh

ENG. Abdelrahman Sherif

Presented by:

Moaz Mohamed 22p0307

Seif elhusseiny 22p0215

Omar Walid 22p0166

Ibrahim Amr 19p2223

Osama Lasheen 19p6937

Ahmed Mohamed Alamin 22p0137

Ali Khaled Elemam 22p0260

## **Table of contents:**

1. Introduction .....	3
2. System Design and Architecture .....	4
3. Covered list of violations.....	5
4. Sample Outputs.....	23
5. Conclusion.....	26

# Introduction

Designing digital systems using Verilog can be both exciting and challenging. Verilog gives us the power to describe hardware behavior and structure, but even small mistakes in code can lead to errors that are difficult to catch during simulation or testing. Missing a sensitivity signal, using an uninitialized register, or accidentally creating an inferred latch can result in unexpected hardware behavior or costly design flaws. These issues can be frustrating, especially when working on complex designs.

This is where the **Verilog Linter** comes in. Think of it as a helpful assistant that carefully reviews your Verilog code to catch common mistakes before they become bigger problems. The linter analyzes your code, line by line, and checks for issues like:

- Arithmetic overflows (e.g., when a signal doesn't have enough bits to store a result).
- Undefined or uninitialized registers.
- Signals being driven by multiple sources.
- Problems in if or case statements, like missing conditions or incomplete logic.
- Misuse of blocking (=) and non-blocking (<=) assignments in different types of logic.

The goal of this project is to make the Verilog design process smoother and less error-prone by automating these checks. Instead of manually reviewing every line of code, the linter saves you time and effort. It generates an easy-to-read report that highlights potential issues, so you can focus on refining your design rather than hunting for bugs.

# **System Design and Architecture**

The Verilog Linter is designed as a modular and extensible tool that analyzes Verilog code for common design issues. Its architecture is centered around simplicity, efficiency, and flexibility, allowing it to handle a wide range of Verilog constructs while being easy to enhance for future needs. Below is an overview of the system design and key components.

The Verilog Linter operates in the following stages:

## **1. Input Parsing:**

- The Verilog file is read and split into individual lines for processing.
- Each line is analyzed using regular expressions to identify signal declarations, assignments, and blocks of code like always or case.

## **2. Rule-Based Analysis:**

- The linter applies a series of checks (rules) to detect potential issues such as undefined registers, arithmetic overflows, or inferred latches.
- Each rule is implemented as a self-contained method, making it easy to add or modify rules.

## **3. Error Tracking:**

- Detected issues are categorized and stored in a centralized error log (`self.errors`) for reporting.
- Each error entry includes the line number and a description of the issue.

## **4. Report Generation:**

- After all checks are completed, the linter generates a detailed report listing all detected violations.
- The report highlights the type of error, the affected line, and a brief explanation.

## **Covered list of Violations:**

- . Arithmetic Overflow Check
- . Multi-Driven Bus/Register
- . Full/Parallel Case
- . Duplicate Case check
- . Infer latch
- . Un-initialized Register
- . Un-defined Register
- . Sensitivity List Check
- . Blocking/Non-Blocking check
- . Race conditions check
- . Array out of bounds check

## Lint project code:

### Verilog linter class:

We made a class called Verilog linter and each method in it checks for a specific type of error and adds this error to the self.errors dictionary which will then be printed in the lint\_report.txt file. We made a parse method that reads every line in the Verilog code and will be using the re (regular expression) library to get the part of the Verilog we want in each expression, and then we called all the check methods in this class

```
6  class VerilogLinter:
7      def __init__(self):
8          self.errors = defaultdict(list)
9          self.defined_registers = set()
10         self.declarations = {}
11
12     def parse_verilog(self, file_path):
13         with open(file_path, 'r') as f:
14             verilog_code = f.readlines()
15
16         self.check_arithmetic_overflow(verilog_code)
17         self.check_undefined_registers(verilog_code)
18         self.check_multi_driven_registers(verilog_code)
19         self.check_inferred_latches(verilog_code)
20         self.check_full_or_parallel_case(verilog_code)
21         self.check_duplicate_case_values(verilog_code)
22         self.check_uninitialized_registers(verilog_code)
23         self.check_incomplete_sensitivity_list(verilog_code)
24         self.check_blocking_nonblocking_assignments(verilog_code)
25         self.check_potential_race_conditions(verilog_code)
26
```

## Arithmetic Overflow Check function:

We made a code for the Arithmetic Overflow that ensures the bit-width of a signal is sufficient to store the result of an arithmetic operation. It analyzes operations such as addition, subtraction, and multiplication by comparing operand and result bit-widths, flagging potential overflows. This check helps prevent unintended truncation or loss of data in hardware designs.

```
28 def check_arithmetic_overflow(self, verilog_code):
29     variable_bits = {}
30     overflow_pattern = r'\b(\w+)\s*=\s*(\w+)\s*([+|-*/])\s*(\w+)\b'
31
32     for line in verilog_code:
33         matches = re.findall(r'\b(input|output|reg|output\s*reg|wire)\s*(\[\d+:\d+\])?\s*(\w+)\b', line)
34         for match in matches:
35             variable_name = match[2]
36             variable_bit = match[1]
37
38             if variable_bit:
39                 num1, num2 = map(int, re.findall(r'\d+', variable_bit))
40                 variable_bits[variable_name] = abs(num1 - num2) + 1
41             else:
42                 variable_bits[variable_name] = 1 # Default 1-bit for undeclared widths
43
44     for line_number, operation in enumerate(verilog_code, start=1):
45         matches = re.findall(overflow_pattern, operation)
46         for match in matches:
47             signal = match[0]
48             op1 = match[1]
49             operator = match[2]
50             op2 = match[3]
51
52             def get_bitwidth(value):
53                 return variable_bits.get(value, 1) if not value.isnumeric() else 1
54
55             op1_bits = get_bitwidth(op1)
56             op2_bits = get_bitwidth(op2)
57             signal_bits = get_bitwidth(signal)
58
59             if operator == '+' and signal_bits <= max(op1_bits, op2_bits):
60                 self.errors['Arithmetic Overflow'].append(
61                     (line_number, f"Signal '{signal}' may overflow as no enough bitwidth available.")
62                 )
63             elif operator == '-' and signal_bits < max(op1_bits, op2_bits):
64                 self.errors['Arithmetic Overflow'].append(
65                     (line_number, f"Signal '{signal}' may overflow. Bitwidth is not enough.")
66                 )
```

```
67         elif operator == '**':
68             if signal_bits < op1_bits + op2_bits:
69                 self.errors['Arithmetic Overflow'].append(
70                     (line_number, f"Signal '{signal}' may cause multiplication overflow.")
71                 )
72         elif operator == '/' and signal_bits < op1_bits:
73             self.errors['Arithmetic Overflow'].append(
74                 (line_number, f"Signal '{signal}' may cause division overflow.")
75             )
76
77     # -----
```



## Multi-Driven Bus/Register function:

Multi Driven Overflow Check Function: In this function we made a pattern to detect always blocks then we made a pattern to detect any assignment operation (=) in this always block. For every assignment we find we put the register name and the line which this register was found in a dictionary. If we find that the register was already in the dictionary, and it has a different line number meaning that it was defined in another always block. We will add this violation in the self. Error and the lines which made this violation.

```
97 # -----
98 def check_multi_driven_registers(self, verilog_code):
99     register_assignments = {}
100
101     for line_number, line in enumerate(verilog_code, start=1):
102         if re.search(r'\balways\s*', line):
103             always_block = self.extract_always_block(verilog_code, line_number)
104             assignments = self.extract_register_assignments(always_block, line_number)
105
106             for assignment in assignments:
107                 register_name = assignment[0]
108                 register_line_number = assignment[1]
109
110                 if register_name not in register_assignments:
111                     register_assignments[register_name] = register_line_number
112                 else:
113                     previous_line_number = register_assignments[register_name]
114                     if previous_line_number != register_line_number:
115                         self.errors['Multi-Driven Registers'].append(
116                             (register_line_number,
117                              f"Register '{register_name}' is assigned in multiple always blocks. "
118                              f"Previous assignment at line {previous_line_number}."))
119
120     def extract_always_block(self, lines, line_number):
121         always_block = []
122         for line in lines[line_number - 1:]:
123             if re.search(r'\bend\b', line):
124                 always_block.append(line)
125                 break
126             always_block.append(line)
127
128         return ''.join(always_block)
129
130     def extract_register_assignments(self, always_block, line_number):
131         register_assignment_pattern = r'\b(\w+)\s*=\s*[^\s;]+\b'
132         assignments = re.findall(register_assignment_pattern, always_block)
133         return [(assignment, line_number + 1) for assignment in assignments]
134
135
```

## Full/Parallel Case function

The `check_full_or_parallel_case` function analyzes Verilog code to ensure case statements in always blocks are both "full" (cover all possible cases or include a default case) and "parallel" (no duplicate conditions). It processes Verilog code to identify always blocks and extracts their contents. For each case statement found, it checks completeness using the `has_complete_cases` and `has_default_case` methods. It also checks for non-parallel cases by identifying duplicate case conditions with `has_non_parallel_cases`. Errors for incomplete or non-parallel cases are recorded with their line numbers and detailed messages.

```
203 # -----
204 def check_full_or_parallel_case(self, verilog_code):
205     verilog_code_str = ''.join(verilog_code)
206     lines = verilog_code_str.splitlines()
207
208     self.process_declarations(lines)
209
210     for line_number, line in enumerate(lines, start=1):
211         if re.search(r'\balways\s+', line):
212             always_block = self.extract_always_block(lines, line_number)
213
214             if re.search(r'\bcase\b', always_block): # check the case statement
215                 if not self.has_complete_cases(always_block): # if it doesn't have complete cases
216                     if not self.has_default_case(always_block): # if it doesn't have default case
217                         self.errors['Non Full Cases'].append(
218                             (line_number, "Non Full Case Found: 'case' statement not full.))
219             if re.search(r'\bcase\b', always_block):
220                 if self.has_non_parallel_cases(always_block): # if it doesn't have parallel case
221                     self.errors['Non Parallel Cases'].append(
222                         (line_number, "Non Parallel Case Found: 'case' statement not parallel.))
223
224     def has_non_parallel_cases(self, always_block):
225         case_match = re.search(r'\bcase\s*\(((^)+)\)', always_block)
226         if case_match:
227             case_block = always_block[case_match.end():]
228             case_statements = re.findall(r'(\d+\s*[bB][01]+\s*:\s*', case_block, re.DOTALL)
229             has_duplicates = len(case_statements) != len(
230                 set(case_statements))
231             if has_duplicates:
232                 return True
233
234         return False
235 # -----
```

## Duplicate Case function:

The `check_duplicate_case_values` function analyzes Verilog case blocks to identify duplicate values assigned to multiple cases. It identifies case blocks by detecting lines starting with `case` and extracting the block content using the `extract_case_block` helper function, which collects all lines from the starting case to the corresponding `endcase`. Within each block, it locates all case values (e.g., binary, hexadecimal) and tracks their occurrences and line numbers. If any value appears more than once, it logs an error in `self.errors` under "Duplicate Case Values," including the duplicate value, the number of occurrences, the lines where it appears, and the starting line of the case block.

```
236 def check_duplicate_case_values(self, verilog_code):
237     #case_pattern = r'^\s*case\s*\((.*?)\)\s*(.*?)\s*endcase'
238     for line_number, line in enumerate(verilog_code, start=1):
239         if re.search(r'^\s*case', line):
240             case_block_start = line_number
241             case_expr, case_block = self.extract_case_block(verilog_code, case_block_start)
242
243             case_values = re.findall(r'(\d+\s*[bB][01]+\s*|\d+\s*[hH][0-9A-Fa-f]+\s*)', case_block)
244             case_value_count = defaultdict(int)
245             case_value_line_map = defaultdict(list)
246             for value in case_values:
247                 case_value_count[value] += 1
248                 case_value_line_map[value].append(line_number)
249
250             for value, count in case_value_count.items():
251                 if count > 1:
252                     duplicate_lines = case_value_line_map[value]
253                     self.errors['Duplicate Case Values'].append(
254                         (duplicate_lines[0],
255                          f'Duplicate case value '{value}' found {count} times on lines {', '.join(map(str, duplicate_lines))}
256                          in case block starting at line {case_block_start}.')
257                     )
258
259 def extract_case_block(self, verilog_code, start_line):
260     case_block = []
261     case_expr = ''
262
263
264     case_expr_match = re.search(r'^\s*case\s*\((.*?)\)', verilog_code[start_line - 1])
265     if case_expr_match:
266         case_expr = case_expr_match.group(1)
267
268     for line_number in range(start_line, len(verilog_code)):
269         line = verilog_code[line_number - 1]
270         case_block.append(line)
271         if 'endcase' in line:
272             break
273
274     return case_expr, ''.join(case_block)
```

## Infer latch check function:

The `check_inferred_latches` function inspects Verilog code to identify situations where inferred latches might be created, which can occur when conditional constructs are incomplete. It examines always blocks and flags if statements without else branches and case statements that lack a default case or fail to cover all possible conditions. Supporting functions help process declarations (`process_declarations` extracts signal sizes from reg definitions) and verify completeness (`has_complete_cases` checks if a case covers all possible values, and `has_default_case` checks for a default case). Errors for inferred latches are logged with their line numbers and descriptive messages.

```
137     def check_inferred_latches(self, verilog_code):
138         verilog_code_str = ''.join(verilog_code)
139         lines = verilog_code_str.splitlines()
140
141         self.process_declarations(lines)
142
143         for line_number, line in enumerate(lines, start=1):
144             if re.search(r'\balways\s+', line):
145                 always_block = self.extract_always_block(lines, line_number)
146                 if re.search(r'\bif\b', always_block):
147                     if not self.has_else_branch(
148                         always_block):
149                         self.errors['Inferred Latches'].append(
150                             (line_number, "Inferred latch found: 'if' statement without an 'else' branch."))
151
152                 if re.search(r'\bcase\b', always_block):
153                     if not self.has_complete_cases(
154                         always_block):
155
156                         if not self.has_default_case(always_block):
157                             self.errors['Inferred Latches'].append(
158                                 (line_number, "Inferred latch found: 'case' statement without a default case."))
159
160     def process_declarations(self, lines):
161         for line in lines:
162             match = re.search(r'\breg\b\s*\[([d+]):([d+])\]\s*(\w+)\s*;',
163                               line)
164             if match:
165                 start_bit = int(match.group(1))
166                 end_bit = int(match.group(2))
167                 name = match.group(3)
168                 size = start_bit - end_bit + 1
169                 self.declarations[name] = size
170             if re.search(r'\bendmodule\b', line):
171                 break
172
```

```
173     def has_else_branch(self, always_block):
174         if_match = re.findall(r'\bif\s*\([^)]+\)', always_block)
175         for if_statement in if_match:
176             if re.search(r'else', if_statement):
177                 return True
178
179         return False
180
181     def has_default_case(self, always_block):
182         case_match = re.search(r'\bcase\s*\([^)]+\)', always_block)
183         if case_match:
184             case_block = always_block[case_match.end():]
185             return re.search(r'\bdefault\b', case_block)
186
187         return True
188
189     def has_complete_cases(self, always_block):
190         case_match = re.search(r'\bcase\s*\(((^)]+)\)', always_block)
191         if case_match:
192             variable_name = case_match.group(1)
193             case_block = always_block[case_match.end():]
194             case_statements = re.findall(r'(\d+\s*[bB][01]+\s*:\s*', case_block, re.DOTALL)
195             if case_statements:
196                 condition_bits = self.declarations.get(variable_name, 1)
197                 if len(case_statements) < (
198                     2 ** condition_bits):
199                     return False
200
201         return True
202
```

## Un-initialized Register check function:

The `check_uninitialized_registers` function analyzes Verilog code to detect instances where registers are used before being initialized. It maintains a set of initialized registers and tracks signal usage across lines of code. Registers explicitly initialized during declaration or assigned numeric values are added to the `initialized_regs` set. For other assignments, it identifies variables used in expressions and checks if they are uninitialized. Any uninitialized register usage is logged in `self.errors` with the line number and a message indicating the issue. The helper function `reg_initialized` detects registers initialized during their declaration.

```
278 def check_uninitialized_registers(self, verilog_code):
279     initialized_regs = set()
280     signal_usage = defaultdict(list)
281
282
283     for line_number, line in enumerate(verilog_code, start=1):
284         reg_name = self.reg_initialized(line)
285         if reg_name:
286             initialized_regs.add(reg_name)
287
288         reg_usage = re.findall(r'(\w+)\s*=\s*([^\s;]+)', line)
289         for assignment in reg_usage:
290             variable = assignment[0]
291             value = assignment[1]
292             if value.isnumeric() and variable not in initialized_regs:
293                 initialized_regs.add(variable)
294
295
296     for line_number, line in enumerate(verilog_code, start=1):
297         reg_usage = re.findall(r'=s*([a-zA-Z_]\w*(?:\s*(?:[+|-*/]|and|or)\s*[a-zA-Z_]\w*))', line)
298         for assignment in reg_usage:
299             variables = re.findall(r'[a-zA-Z_]\w*', assignment)
300             for variable in variables:
301                 if variable not in initialized_regs:
302                     signal_usage[variable].append(
303                         line_number)
304
305     for signal, lines in signal_usage.items():
306         self.errors['Uninitialized Register Case'].append(
307             (lines[0],
308              f"Uninitialized register '{signal}' used before initialization. Lines: {'', ' '.join(map(str, lines))}."))
309
310 def reg_initialized(self, line):
311     match = re.search(r'reg\s+(?:\s*\d+\s*)?\s*(\w+)\s*=',
312                       line)
313     if match:
314         return match.group(1)
315     return None
316
317 # -----
```

## Un-defined Register function:

The `check_undefined_registers` function analyzes Verilog code to detect instances where registers are used without being defined. It first identifies defined signals (reg, wire, or output) by parsing the code with a regular expression and stores these in a set. Next, it checks assignment statements to ensure that signals being assigned values are already defined. If an undefined signal is found, an error is recorded with its line number and a descriptive message. The function systematically uses regular expressions to extract and validate signal names, updating an errors dictionary with any issues related to undefined register usage.

```
77 # -----
78 def check_undefined_registers(self, verilog_code):
79     declaration_pattern = r'\b(?:reg|wire|output)\s*([^\s;]+)\b'
80     for line_number, line in enumerate(verilog_code,
81                                       start=1):
82         matches = re.findall(declaration_pattern, line)
83         for match in matches:
84             signal_names = re.findall(r'\b(\w+)\b', match)
85             for signal in signal_names:
86                 self.defined_registers.add(signal)
87
88     usage_pattern = r'\b(\w+)\s*=\s*([^\s;]+)\b|'
89     for line_number, line in enumerate(verilog_code, start=1):
90         matches = re.findall(usage_pattern, line)
91         for match in matches:
92             signal = match[0]
93
94             if signal not in self.defined_registers:
95                 self.errors['Undefined Register Usage'].append((line_number, f"Register '{signal}' is undefined "))
96
```

## Sensitivity List Check Function:

The `check_incomplete_sensitivity_list` function inspects Verilog always blocks to identify missing signals in their sensitivity lists. It processes each always block by extracting the sensitivity list and verifying whether it includes all signals used in the block. Blocks with wildcard (\*) sensitivity lists or those containing `clk` or `rst` are excluded from checks. For other blocks, it collects all signals used within the block, filters out non-signals (e.g., `if`, `else`, `begin`), and compares them against the sensitivity list. If any signals are missing, a warning is recorded in `self.errors` with the block's starting line number and the missing signals.

```
318 def check_incomplete_sensitivity_list(self, verilog_code):
319     warnings = []
320
321
322     always_pattern = r'^\s*always\s*@((.*?))\s*'
323     end_pattern = r'\bend\b'
324
325     total_lines = len(verilog_code)
326
327     for line_number, line in enumerate(verilog_code, start=1):
328         match = re.search(always_pattern, line)
329         if match:
330             sensitivity_list_raw = match.group(1)
331             start_line = line_number
332
333             if '*' in sensitivity_list_raw:
334                 continue
335
336
337             sensitivity_list = {s.strip() for s in re.split(r'[, \s]+', sensitivity_list_raw) if s.strip()}
338
339
340             if 'clk' in sensitivity_list or 'rst' in sensitivity_list:
341                 continue
342
343
344             block_lines = []
345             for block_line_number in range(line_number + 1, total_lines + 1):
346                 block_line = verilog_code[block_line_number - 1] # Adjust for zero indexing
347                 block_lines.append(block_line)
348                 if re.search(end_pattern, block_line):
349                     break
350
351             block = ''.join(block_lines) # Join the block into a single string
352
353
354             used_signals = set(re.findall(r'\b([a-zA-Z_][a-zA-Z0-9_]*)\b', block))
355
```



```
356
357     non_signals = {'if', 'else', 'begin', 'end', 'posedge', 'negedge'}
358     used_signals -= non_signals
359
360
361     missing_signals = used_signals - sensitivity_list
362
363
364     if missing_signals:
365         warnings.append(
366             f"Line {start_line}: Incomplete sensitivity list: Missing signals {'', '.join(missing_signals)} "
367             f"in block starting at line {start_line}."
368         )
369
370 if warnings:
371     self.errors['Incomplete Sensitivity List'] = warnings
372
```

## Blocking/Non-Blocking check function:

The `check_blocking_nonblocking_assignments` function inspects Verilog code to identify improper use of blocking (`=`) and non-blocking (`<=`) assignments within always blocks. It analyzes each always block to determine if it is clocked (contains posedge or negedge in its sensitivity list). In clocked blocks, blocking assignments are flagged as improper, as non-blocking assignments should be used. Conversely, in non-clocked blocks, non-blocking assignments are flagged because blocking assignments are more appropriate. The function logs warnings in `self.errors` with details about the line number, the assignment type, and a recommendation to use the correct assignment operator.

```
374 def check_blocking_nonblocking_assignments(self, verilog_code):
375     warnings = []
376
377     verilog_code_str = ''.join(verilog_code)
378
379     always_pattern = r'always\s*@(.*)\s*begin(.*)\s*end'
380     always_blocks = re.findall(always_pattern, verilog_code_str, re.DOTALL)
381
382     for sensitivity, block in always_blocks:
383
384         block_lines = block.splitlines()
385         start_line_number = verilog_code_str.count('\n', 0, verilog_code_str.find(block)) + 1
386
387         blocking_assignments = re.findall(r'(\w+)\s*=\s*[^\s;]+', block)
388         non_blocking_assignments = re.findall(r'(\w+)\s*<=\s*[^\s;]+', block)
389         is_clocked = 'posedge' in sensitivity or 'negedge' in sensitivity
390
391         if is_clocked:
392             for signal in blocking_assignments:
393                 for idx, line in enumerate(block_lines):
394                     if f"{signal} =" in line:
395                         line_number = start_line_number + idx
396                         warnings.append(
397                             f"Line {line_number}: Blocking assignment ('=') to '{signal}' in clocked block. "
398                             "Consider using non-blocking ('<=').")
399
400         if not is_clocked:
401             for signal in non_blocking_assignments:
402                 for idx, line in enumerate(block_lines):
403                     if f"{signal} <=" in line:
404                         line_number = start_line_number + idx
405                         warnings.append(
406                             f"Line {line_number}: Non-blocking assignment ('<=') to '{signal}' outside clocked block. "
407                             "Consider using blocking ('=').")
408
409         if warnings:
410             self.errors['Blocking assignment errors'] = warnings
411     #-----
```

## Race conditions check function:

The ``check_potential_race_conditions`` function analyzes Verilog code to detect potential race conditions caused by multiple assignments to the same signal. It processes ``always`` blocks and ``assign`` statements, extracting the signals being assigned values and recording the line numbers of their occurrences. For ``always`` blocks, it identifies both blocking (``=``) and non-blocking (``<=``) assignments, while for ``assign`` statements, it captures continuous assignments. If any signal is assigned on multiple lines, it is flagged as a potential race condition. The details, including the signal name and the conflicting line numbers, are recorded in the ``self.errors`` under "Race Condition."

```
412 def check_potential_race_conditions(self, verilog_code):
413     always_pattern = r'always\s*@(\.|\s*)\s*begin(\.|\s*)\s*end'
414     assign_pattern = r'assign\s+(\w+)\s*=\s*(\s*\[^\s*;\s*\];|);'
415
416     # Join the lines into a single string for regex processing
417     verilog_code_str = ''.join(verilog_code)
418
419     always_blocks = re.finditer(always_pattern, verilog_code_str, re.DOTALL)
420     assigns = re.finditer(assign_pattern, verilog_code_str)
421
422     signal_assignments = {}
423
424     # Process always blocks
425     for block_match in always_blocks:
426         sensitivity, block = block_match.groups()
427         block_start_char = block_match.start()
428         block_start_line = verilog_code_str[:block_start_char].count('\n') + 1
429
430         block_lines = block.split('\n')
431         for i, line in enumerate(block_lines):
432             line_number = block_start_line + i
433             blocking_match = re.findall(r'(\w+)\s*=\s*(\s*\[^\s*;\s*\];|);', line)
434             non_blocking_match = re.findall(r'(\w+)\s*<=\s*(\s*\[^\s*;\s*\];|);', line)
435
436             for signal in blocking_match + non_blocking_match:
437                 if signal not in signal_assignments:
438                     signal_assignments[signal] = []
439                     signal_assignments[signal].append(line_number)
440
441     # Process assign statements
442     for assign_match in assigns:
443         signal = assign_match.group(1)
444         assign_start_char = assign_match.start()
445         line_number = verilog_code_str[:assign_start_char].count('\n') + 1
446
447         if signal not in signal_assignments:
448             signal_assignments[signal] = []
449             signal_assignments[signal].append(line_number)
450
```

```
451         # Check for race conditions
452         for signal, lines in signal_assignments.items():
453             if len(lines) > 1:
454                 self.errors['Race Condition'].append(
455                     (lines, f"Signal '{signal}' assigned on lines {'', '}.join(map(str, lines))}")
456
```

## Generate Report Function:

The `generate_report` function creates a linting report summarizing all detected code violations. It writes the report to the specified `report_file`, including a timestamp and the analyzed file name. For each type of violation stored in `self.errors`, it lists the violation name and details each instance, specifying the line number and error message. If an error entry is invalid (e.g., not a tuple with two elements), it logs it as an invalid entry. This ensures a comprehensive and structured overview of code issues.

```
455 # -----
456 def generate_report(self, report_file, file_name):
457     with open(report_file, 'w') as f:
458         timestamp = datetime.now().strftime('%Y-%m-%d %H:%M:%S')
459         f.write(f"Lint Report for {file_name} generated at: {timestamp}\n\n")
460
461         for violation, lines in self.errors.items():
462             f.write(f"{violation}:\n")
463             for line in lines:
464                 if isinstance(line, tuple) and len(line) == 2:
465                     line_number, message = line
466                     f.write(f"\tLine {line_number}: {message}\n")
467                 else:
468                     f.write(f"\tInvalid entry in lines: {line}\n")
469
470 linter = VerilogLinter()
471 file_name = "FullTest.v"
472 linter.parse_verilog(file_name)
473 linter.generate_report('lint_report.txt', file_name)
```

## Array out of bounds check function:

The `check_array_index_out_of_bounds` function in the `VerilogLinter` class analyzes Verilog code to detect array index out-of-bound errors. It uses regex patterns to identify array declarations (reg or wire with bounds) and accesses (`array_name[index]`). Array sizes are calculated from declared bounds and stored in the `array_declarations` dictionary. For each array access, if the index is numeric, it ensures the index is within `[0, array_size - 1]`; otherwise, variable indices are flagged as potential out-of-bounds issues. Errors, including line numbers and details, are collected in `array_access_errors` and appended to `self.errors['Array Index Out of Bounds']`. While the code effectively handles numeric and variable indices with clear error reporting, it lacks support for multi-dimensional arrays and variable range inference, which could enhance its robustness.

```
C:\Users\DELL > OneDrive > Desktop > EDALinting > lint.py
6 class VerilogLinter:
457
458     def check_array_index_out_of_bounds(self, verilog_code):
459         array_declarations = {}
460         array_access_errors = []
461
462         array_declaration_pattern = r'\b(reg|wire)\s*\[(\d+):(\d+)\]\s*(\w+)\s*\[(\d+):(\d+)\]\s*;'
463         for line_number, line in enumerate(verilog_code, start=1):
464             matches = re.findall(array_declaration_pattern, line)
465             for match in matches:
466                 _, upper_data, lower_data, array_name, upper_index, lower_index = match
467                 upper_index, lower_index = int(upper_index), int(lower_index)
468                 array_size = abs(upper_index - lower_index) + 1
469                 array_declarations[array_name] = array_size
470
471         array_access_pattern = r'(\w+)\[(\w+)\]'
472         for line_number, line in enumerate(verilog_code, start=1):
473             matches = re.findall(array_access_pattern, line)
474             for array_name, index in matches:
475                 if array_name in array_declarations:
476                     array_size = array_declarations[array_name]
477
478                     if index.isdigit():
479                         index_value = int(index)
480                         if not (0 <= index_value < array_size):
481                             array_access_errors.append(
482                                 (line_number,
483                                  f"Array '{array_name}' index {index_value} out of bounds. Valid range: [0:{array_size - 1}].")
484                             )
485                     else:
486                         array_access_errors.append(
487                             (line_number,
488                              f"Potential out of bounds access for array '{array_name}' with variable index '{index}'.")
489                         )
490
491         for error in array_access_errors:
492             self.errors['Array Index Out of Bounds'].append(error)
```

## Sample Outputs:

Here are some sample outputs for the linter

### Inferred Latches:

Line 35: Inferred latch found: 'if' statement without an 'else' branch.  
Line 96: Inferred latch found: 'if' statement without an 'else' branch.

### Non Parallel Cases:

Line 105: Non Parallel Case Found: 'case' statement not parallel.  
Line 113: Non Parallel Case Found: 'case' statement not parallel.

### Duplicate Case Values:

Line 106: Duplicate case value '4'b0001' found 2 times on lines 106, 106 in case block starting at line 106.  
Line 114: Duplicate case value '4'b0101' found 2 times on lines 114, 114 in case block starting at line 114.

### Uninitialized Register Case:

Line 14: Uninitialized register 'a' used before initialization. Lines: 14, 20, 62, 68, 75.  
Line 14: Uninitialized register 'b' used before initialization. Lines: 14, 20, 26, 38, 62, 68, 74, 81, 99.  
Line 56: Uninitialized register 'e' used before initialization. Lines: 56.

### Blocking assignment errors:

Invalid entry in lines: Line 14: Blocking assignment ('=') to 'c' in clocked block. Consider using non-blocking ('<=').  
Invalid entry in lines: Line 74: Blocking assignment ('=') to 'a' in clocked block. Consider using non-blocking ('<=').  
Invalid entry in lines: Line 81: Blocking assignment ('=') to 'a' in clocked block. Consider using non-blocking ('<=').  
Invalid entry in lines: Line 99: Blocking assignment ('=') to 'c' in clocked block. Consider using non-blocking ('<=').  
Invalid entry in lines: Line 101: Blocking assignment ('=') to 'c' in clocked block. Consider using non-blocking ('<=').  
Invalid entry in lines: Line 99: Blocking assignment ('=') to 'c' in clocked block. Consider using non-blocking ('<=').  
Invalid entry in lines: Line 101: Blocking assignment ('=') to 'c' in clocked block. Consider using non-blocking ('<=').

### Race Condition:

Line [14, 38, 47, 48, 62, 68, 75, 89, 90, 99, 101]: Signal 'c' assigned on lines 14, 38, 47, 48, 62, 68, 75, 89, 90, 99, 101.  
Line [26, 31, 74, 81, 82]: Signal 'a' assigned on lines 26, 31, 74, 81, 82.  
Line [56, 91]: Signal 'd' assigned on lines 56, 91.  
Line [107, 108, 109, 115, 116, 117]: Signal 'out' assigned on lines 107, 108, 109, 115, 116, 117.

### Array Index Out of Bounds:

Line 123: Array 'memory' index 20 out of bounds. Valid range: [0:15].  
Line 124: Potential out of bounds access for array 'memory' with variable index 'index'.



#### Multi-Driven Registers:

```
Line 30: Register 'a' is assigned in multiple always blocks. Previous assignment at line 25.  
Line 36: Register 'c' is assigned in multiple always blocks. Previous assignment at line 13.  
Line 45: Register 'c' is assigned in multiple always blocks. Previous assignment at line 13.  
Line 45: Register 'c' is assigned in multiple always blocks. Previous assignment at line 13.  
Line 61: Register 'c' is assigned in multiple always blocks. Previous assignment at line 13.  
Line 67: Register 'c' is assigned in multiple always blocks. Previous assignment at line 13.  
Line 73: Register 'a' is assigned in multiple always blocks. Previous assignment at line 25.  
Line 80: Register 'a' is assigned in multiple always blocks. Previous assignment at line 25.  
Line 87: Register 'c' is assigned in multiple always blocks. Previous assignment at line 13.  
Line 87: Register 'c' is assigned in multiple always blocks. Previous assignment at line 13.  
Line 87: Register 'd' is assigned in multiple always blocks. Previous assignment at line 55.  
Line 97: Register 'c' is assigned in multiple always blocks. Previous assignment at line 13.  
Line 97: Register 'c' is assigned in multiple always blocks. Previous assignment at line 13.  
Line 114: Register 'out' is assigned in multiple always blocks. Previous assignment at line 106.  
Line 114: Register 'out' is assigned in multiple always blocks. Previous assignment at line 106.  
Line 114: Register 'out' is assigned in multiple always blocks. Previous assignment at line 106.
```

#### Undefined Register Usage:

```
Line 20: Register 'g' is undefined  
Line 107: Register 'out' is undefined  
Line 108: Register 'out' is undefined  
Line 109: Register 'out' is undefined  
Line 115: Register 'out' is undefined  
Line 116: Register 'out' is undefined  
Line 117: Register 'out' is undefined
```

Lint Report for FullTest.v generated at: 2024-12-24 00:09:41

#### Arithmetic Overflow:

```
Line 14: Signal 'c' may overflow as no enough bitwidth available.  
Line 20: Signal 'g' may overflow as no enough bitwidth available.  
Line 62: Signal 'c' may overflow as no enough bitwidth available.  
Line 68: Signal 'c' may overflow as no enough bitwidth available.
```



#### Incomplete Sensitivity List:

Invalid entry in lines: Line 12: Incomplete sensitivity list: Missing signals c in block starting at line 12.  
Invalid entry in lines: Line 18: Incomplete sensitivity list: Missing signals b, g in block starting at line 18.  
Invalid entry in lines: Line 24: Incomplete sensitivity list: Missing signals b in block starting at line 24.  
Invalid entry in lines: Line 29: Incomplete sensitivity list: Missing signals a, c in block starting at line 29.  
Invalid entry in lines: Line 35: Incomplete sensitivity list: Missing signals c in block starting at line 35.  
Invalid entry in lines: Line 44: Incomplete sensitivity list: Missing signals b0, b1, case, endcase, c in block starting at line 44.  
Invalid entry in lines: Line 54: Incomplete sensitivity list: Missing signals d, e in block starting at line 54.  
Invalid entry in lines: Line 60: Incomplete sensitivity list: Missing signals b, c in block starting at line 60.  
Invalid entry in lines: Line 86: Incomplete sensitivity list: Missing signals b0, c, b1, case, endcase, d, b00 in block starting at line 86.

#### Lint Report for indexout.v generated at: 2024-12-24 00:43:36

##### Arithmetic Overflow:

Line 23: Signal 'i' may overflow as no enough bitwidth available.

##### Undefined Register Usage:

Line 23: Register 'i' is undefined

Line 23: Register 'i' is undefined

##### Uninitialized Register Case:

Line 23: Uninitialized register 'i' used before initialization. Lines: 23.

##### Array Index Out of Bounds:

Line 15: Array 'memory' index 32 out of bounds. Valid range: [0:31].

Line 16: Array 'large\_array' index 130 out of bounds. Valid range: [0:127].

Line 17: Array 'test\_wire' index 8 out of bounds. Valid range: [0:7].

Line 20: Potential out of bounds access for array 'memory' with variable index 'index'.

Line 24: Potential out of bounds access for array 'memory' with variable index 'i'.

## **Conclusion:**

The Verilog Linter is designed to make life easier for hardware designers by catching common mistakes in Verilog code before they become bigger problems. By automating checks for issues like arithmetic overflows, undefined registers, inferred latches, and sensitivity list errors, it helps ensure that designs are both reliable and efficient. The tool not only saves time but also reduces the frustration of manually debugging tricky issues. Its modular design makes it easy to improve and add new features in the future, ensuring it stays relevant as designs become more complex. Overall, this project highlights how tools like the Verilog Linter can simplify the design process, promote better coding practices, and help create higher-quality hardware systems.