Project 1 DSP

Supervisor: Eng. Kareem Wassem Name: Ahmed Amr Ali

Contents

SP48	BA1 Design:	3
•	The Pipeline_mux:	3
•	The Design:	4
•	The TestBench:	7
•	DSP.do File:	.11
•	The waveform:	.11
•	Constraint file:	.12
•	Elaboration:	.12
-	Schematic	.12
-	Messages	.12
•	Synthesis:	.13
-	Schematic	.13
-	Messages	.13
-	Timing report	.13
-	Utilization report	.13
•	Implementation:	.14
-	Device	.14
-	Messages	.14
-	Timing report	.14
_	Utilization report	.14

DSP48A1 Design:

• The Pipeline_mux:

```
module pipeline_mux (in, sel, CE, clk, rst, out);
//Parameters
parameter RSTTYPE = "SYNC"; //SYNC or ASYNC for the resets
//Input ports
input sel;
input [WIDTH-1 : 0] in; //The input
                    //Enable comtrol signal for reg
input CE;
input clk, rst;  //Clock and reset
//Output ports
output [WIDTH-1 : 0] out; //The output after MUX selection
reg [WIDTH-1 : 0] in_r; //Register output
//Generate for the register if the reset is sync or async
generate
   //For sync resets
   if (RSTTYPE == "SYNC") begin
           always @(posedge clk) begin
               if (rst)
                  in_r <= 0;
               else if (CE)
                  in_r <= in;</pre>
           end
   //For async resets
   else if (RSTTYPE == "ASYNC") begin
           always @(posedge clk or posedge rst) begin
               if (rst)
                  in_r <= 0;
               else if (CE)
                  in_r <= in;</pre>
           end
endgenerate
//Choose between SQ output or comb
assign out = (sel)? in_r : in;
endmodule
```

• The Design:

```
module DSP48A1 (A, B, BCIN, C, D, opmode,
CARRYIN, CEA, CEB, CEC, CECARRYIN, CED, CEM,
CEOPMODE, CEP, clk, RSTA, RSTB, RSTC, RSTCARRYIN,
RSTD, RSTM, RSTOPMODE, RSTP, M, P, CARRYOUT, CARRYOUTF,
BCOUT, PCIN, PCOUT);
//DSP parameters
                                   //0 for SO 1 for comb
parameter AOREG = 0;
                                   //0 for SQ 1 for comb
parameter A1REG = 1;
                                   //0 for SQ 1 for comb
parameter BOREG = 0;
parameter B1REG = 1;
                                   //0 for SQ 1 for comb
parameter CREG = 1;
                                   //0 for SO 1 for comb
parameter DREG = 1;
                                   //0 for SQ 1 for comb
                                   //0 for SQ 1 for comb
parameter MREG = 1;
                                   //0 for SQ 1 for comb
parameter PREG = 1;
parameter CARRYINREG = 1;
                                  //0 for SQ 1 for comb
parameter CARRYOUTREG = 1;
                                  //0 for SQ 1 for comb
                                   //0 for SQ 1 for comb
parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODE5"; //CARRYIN or OPMODES if you want the carry to be
forced from opmode or not
                                  //DIRECT or CASCADE if you want the B to be
parameter B_INPUT = "DIRECT";
cascaded from other DSP or an input
parameter RSTTYPE = "SYNC"; //SYNC or ASYNC if you want all the resets to be
sync or not
//input ports
input [17:0] A, B, D;
input [47:0] C;
input [17:0] BCIN;
                      //Cascaded input from other DSPs
input [47:0] PCIN;
                      //Cascaded input from other DSPs
input [7:0] opmode; //Operation mode selection
input CARRYIN;
input CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
                                                                  //Control signals
input clk;
                                                                   //Clock signal
input RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
//output ports
output [47:0] P, PCOUT;
output [17:0] BCOUT;
                           //The output from B to cascade it to other DSPs
output [35:0] M;
                           //the multiplyer output to cascade it to other DSPs
```

```
output CARRYOUT, CARRYOUTF; //CARRYOUTF fromn the FPGA, CARRYOUT to other DSPs
wire [7:0] opmodeMUX;
pipeline_mux #(.WIDTH(8), .RSTTYPE(RSTTYPE)) OPMODEREG_pipeline (.in(opmode),
.sel(OPMODEREG), .CE(CEOPMODE), .clk(clk), .rst(RSTOPMODE), .out(opmodeMUX));
wire [17:0] DMUX;
pipeline mux #(.WIDTH(18), .RSTTYPE(RSTTYPE)) DREG_pipeline (.in(D), .sel(DREG),
.CE(CED), .clk(clk), .rst(RSTD), .out(DMUX));
wire [17:0] B0IN;
assign B0IN = (B_INPUT == "DIRECT")? B : (B_INPUT == "CASCADE")? BCIN : 0;
wire [17:0] B0MUX;
pipeline_mux #(.WIDTH(18), .RSTTYPE(RSTTYPE)) BOREG_pipeline (.in(BOIN), .sel(BOREG),
.CE(CEB), .clk(clk), .rst(RSTB), .out(B0MUX));
//Pre - adder / subtracter
wire [17:0] adder1;
assign adder1 = (opmodeMUX[6])? DMUX - B0MUX : DMUX + B0MUX;
//MUX for choosing to skip pre - adder / subtracter or use it
wire [17:0] B1IN;
assign B1IN = (opmodeMUX[4])? adder1 : B0MUX;
wire [17:0] B1MUX;
pipeline_mux #(.WIDTH(18), .RSTTYPE(RSTTYPE)) B1REG_pipeline (.in(B1IN), .sel(B1REG),
.CE(CEB), .clk(clk), .rst(RSTB), .out(B1MUX));
assign BCOUT = B1MUX; //The output of BCOUT to be cascaded in other DSPs
wire [17:0] A0MUX;
pipeline_mux #(.WIDTH(18), .RSTTYPE(RSTTYPE)) A0REG_pipeline (.in(A), .sel(A0REG),
.CE(CEA), .clk(clk), .rst(RSTA), .out(A0MUX));
wire [17:0] A1MUX;
pipeline mux #(.WIDTH(18), .RSTTYPE(RSTTYPE)) A1REG pipeline (.in(A0MUX), .sel(A1REG),
.CE(CEA), .clk(clk), .rst(RSTA), .out(A1MUX));
//Multiplier stage
wire [35:0] multiplier;
assign multiplier = A1MUX * B1MUX;
pipeline_mux #(.WIDTH(36), .RSTTYPE(RSTTYPE)) MREG_pipeline (.in(multiplier), .sel(MREG),
.CE(CEM), .clk(clk), .rst(RSTM), .out(M));
//The concatenation of D A B ports
wire [47:0] D A B concatebated;
assign D_A_B_concatebated = {DMUX[11:0], A1MUX[17:0], B1MUX[17:0]};
```

```
//The X-MUX
wire [47:0] XMUX;
assign XMUX = (\text{opmodeMUX}[1:0] == 3)? D A B concatebated : (\text{opmodeMUX}[1:0] == 2)? PCOUT
: (opmodeMUX[1:0] == 1)? {12'b0, M} : 0;
wire [47:0] CMUX;
pipeline_mux #(.WIDTH(48), .RSTTYPE(RSTTYPE)) CREG_pipeline (.in(C), .sel(CREG),
.CE(CEC), .clk(clk), .rst(RSTC), .out(CMUX));
//The Z-MUX
wire [47:0] ZMUX;
assign ZMUX = (opmodeMUX[3:2] == 3)? CMUX : (opmodeMUX[3:2] == 2)? PCOUT :
(opmodeMUX[3:2] == 1)? PCIN : 0;
//The selection of the CARRYIN signal
wire CARRYIN SEL;
assign CARRYIN_SEL = (CARRYINSEL == "OPMODE5")? opmodeMUX[5] : (CARRYINSEL ==
"CARRYIN")? CARRYIN : 0;
wire CARRYINMUX;
pipeline_mux #(.WIDTH(1), .RSTTYPE(RSTTYPE)) CYI_pipeline (.in(CARRYIN_SEL),
.sel(CARRYINREG), .CE(CECARRYIN), .clk(clk), .rst(RSTCARRYIN), .out(CARRYINMUX));
//Post - adder / subtracter
wire [47:0] adder2;
                    //CARRYOUT of the post - added / subtracter
wire CYO;
assign {CYO, adder2} = (opmodeMUX[7])? ZMUX - (XMUX + CARRYINMUX) : ZMUX + XMUX +
CARRYINMUX;
pipeline_mux #(.WIDTH(1), .RSTTYPE(RSTTYPE)) CYO_pipeline (.in(CYO), .sel(CARRYOUTREG),
.CE(CECARRYIN), .clk(clk), .rst(RSTCARRYIN), .out(CARRYOUT));
assign CARRYOUTF = CARRYOUT;
pipeline_mux #(.WIDTH(48), .RSTTYPE(RSTTYPE)) PREG_pipeline (.in(adder2), .sel(PREG),
.CE(CEP), .clk(clk), .rst(RSTP), .out(P));
assign PCOUT = P;
endmodule
```

• The TestBench:

```
module DSP48A1_tb ();
parameter A0REG = 0;
parameter A1REG = 1;
parameter BOREG = 0;
parameter B1REG = 1;
parameter CREG = 1;
parameter DREG = 1;
parameter MREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter CARRYOUTREG = 1;
parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODE5";
parameter B_INPUT = "DIRECT";
parameter RSTTYPE = "SYNC";
reg [17:0] A, B, BCIN, D;
reg [47:0] C, PCIN;
reg [7:0] opmode;
reg CARRYIN, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP, clk, RSTA, RSTB, RSTC,
RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
wire [47:0] P, PCOUT;
wire [17:0] BCOUT;
wire [35:0] M;
wire CARRYOUT, CARRYOUTF;
DSP48A1 #( A0REG, A1REG, B0REG,
B1REG, CREG, DREG, MREG, PREG,
CARRYINREG, CARRYOUTREG, OPMODEREG, CARRYINSEL,
B INPUT, RSTTYPE) dut
(A, B, BCIN, C, D, opmode,
CARRYIN, CEA, CEB, CEC, CECARRYIN, CED, CEM,
CEOPMODE, CEP, clk, RSTA, RSTB, RSTC, RSTCARRYIN,
RSTD, RSTM, RSTOPMODE, RSTP, M, P, CARRYOUT, CARRYOUTF,
BCOUT, PCIN, PCOUT);
initial begin
    clk = 0;
    forever
        #10 clk = \simclk;
end
```

```
initial begin
    //Test the resets
    RSTA = 1;
    RSTB = 1;
    RSTC = 1;
    RSTCARRYIN = 1;
    RSTD = 1;
    RSTM = 1;
    RSTOPMODE = 1;
    RSTP = 1;
   @(negedge clk);
   if (P != 0) begin
        $display("there was an error");
        $stop;
    //enable all the control signals
    RSTA = 0;
                       CEA = 1;
    RSTB = 0;
                       CEB = 1;
    RSTC = 0;
                       CEC = 1;
    RSTCARRYIN = 0;
                      CECARRYIN = 1;
    RSTD = 0;
                       CED = 1;
                       CEM = 1;
    RSTM = 0;
    RSTOPMODE = 0;
                       CEOPMODE = 1;
    RSTP = 0;
                       CEP = 1;
    //Testing the pre and post addders and the multiplier
    opmode = 8'b0001_1101;
    repeat (10)begin
        A = \sup(100,3000);
       B = $urandom_range(100,3000);
        BCIN = \$urandom range(100,3000);
        C = $urandom_range(100,3000);
       D = $urandom_range(100,3000);
        CARRYIN = $random;
        PCIN = $urandom_range(100,3000);
        repeat(4) @(negedge clk);
        if (P != (C + (A * (D + B)))) begin
            $display("there was an error");
            $stop;
        end
```


```
//Testing the port C
opmode = 8'b0001_1100;
repeat (10)begin
   A = \sup(100,3000);
   B = \sup(100,3000);
   BCIN = \$urandom range(100,3000);
   C = \sup_{n \in \mathbb{Z}} (100,3000);
   D = $urandom range(100,3000);
   CARRYIN = $random;
   PCIN = $urandom_range(100,3000);
   repeat(4) @(negedge clk);
   if (P != C) begin
       $display("there was an error");
       $stop;
   end
//Testing to skip the post adder
opmode = 8'b0001_0001;
repeat (10)begin
   A = $urandom range(100,3000);
   B = \sup(100,3000);
   BCIN = \$urandom range(100,3000);
   C = \sup(100,3000);
   D = \sup(100,3000);
   CARRYIN = $random;
   PCIN = $urandom_range(100,3000);
   repeat(4) @(negedge clk);
   if (P != (A * (D + B))) begin
       $display("there was an error");
       $stop;
   end
//Testing to skip the pre adder
opmode = 8'b0000_0001;
repeat (10)begin
   A = $urandom range(100,3000);
   B = \sup(100,3000);
   BCIN = $urandom_range(100,3000);
   C = \sup(100,3000);
   D = \sup_{n \in \mathbb{N}} (100, 3000);
   CARRYIN = $random;
   PCIN = $urandom_range(100,3000);
```

```
repeat(4) @(negedge clk);
       if (P != (A * B)) begin
           $display("there was an error");
           $stop;
       end
   //Testing the concatenated port
   opmode = 8'b0000_0011;
   repeat (10)begin
       A = \sup(100,3000);
       B = \sup(100,3000);
       BCIN = \$urandom range(100,3000);
       C = \sup(100,3000);
       D = \sup(100,3000);
       CARRYIN = $random;
       PCIN = $urandom_range(100,3000);
       repeat(4) @(negedge clk);
       if (P != {D[11:0], A[17:0], B[17:0]}) begin
           $display("there was an error");
           $stop;
       end
   //Testing the cascaded PCIN
   opmode = 8'b0000_0100;
   repeat (10)begin
       A = \sup(100,3000);
       B = \sup(100,3000);
       BCIN = $urandom_range(100,3000);
       C = $urandom_range(100,3000);
       D = \sup(100,3000);
       CARRYIN = $random;
       PCIN = $urandom_range(100,3000);
       repeat(4) @(negedge clk);
       if (P != PCIN) begin
           $display("there was an error");
           $stop;
       end
   $stop;
endmodule
```

DSP.do File:

```
vlib work
vlog DSP48A1.v DSP48A1_tb.v pipeline_mux.v
vsim -voptargs=+acc work.DSP48A1 tb
add wave -position insertpoint \
sim:/DSP48A1_tb/A \
sim:/DSP48A1_tb/B \
sim:/DSP48A1 tb/BCIN \
sim:/DSP48A1 tb/D \
sim:/DSP48A1 tb/C \
sim:/DSP48A1_tb/PCIN \
sim:/DSP48A1 tb/opmode \
sim:/DSP48A1 tb/CARRYIN \
sim:/DSP48A1_tb/clk \
sim:/DSP48A1 tb/P \
sim:/DSP48A1 tb/PCOUT \
sim:/DSP48A1 tb/BCOUT \
sim:/DSP48A1_tb/M \
sim:/DSP48A1 tb/CARRYOUT \
sim:/DSP48A1 tb/CARRYOUTF
run -all
#quit -sim
```

• The waveform:



Constraint file:


```
# Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]

## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]

## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
```

Elaboration:

Schematic




Messages

```
    ➤ Elaborated Design (20 warnings, 16 infos)
    ➤ General Messages (20 warnings, 16 infos)
    ○ [Synth 8-2490] overwriting previous definition of module DSP48A1 [DSP48A1.v:1]
    ➤ ① [Synth 8-6157] synthesizing module 'DSP48A1' [DSP48A1.v:1] (5 more like this)
    ➤ ① [Synth 8-6155] done synthesizing module 'pipeline_mux' (1#1) [pipeline_mux.v:1] (5 more like this)
    ➤ ○ [Synth 8-3331] design DSP48A1 has unconnected port BCIN[17] (18 more like this)
    ① [Device 21-403] Loading part xc7a200tffg1156-3
    ① [Project 1-570] Preparing netlist for logic optimization
    ① [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
    ① [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.
```

Synthesis:

- Schematic



Messages



- Timing report


Setup		Hold		Pulse Width			
Worst Negative Slack (WNS):	5.168 ns	Worst Hold Slack (WHS):	0.182 ns	Worst Pulse Width Slack (WPWS):	4.500 ns		
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns		
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0		
Total Number of Endpoints:	87	Total Number of Endpoints:	87	Total Number of Endpoints:	162		
All user specified timing constrai	nts are met.						

- Utilization report

Name 1	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
✓ N DSP48A1	230	160	1	327	1
A1REG_pipeline (pipel	0	18	0	0	0
■ B1REG_pipeline (pipel	0	18	0	0	0
CREG_pipeline (pipeli	0	48	0	0	0
CYI_pipeline (pipeline	1	1	0	0	0
CYO_pipeline (pipelin	0	1	0	0	0
DREG_pipeline (pipeli	0	18	0	0	0
OPMODEREG_pipelin	228	8	0	0	0
PREG_pipeline (pipeli	0	48	0	0	0

• Implementation:

- Device



Messages



- Timing report

Setup		Hold		Pulse Width					
Worst Negative Slack (WNS):	3.813 ns	Worst Hold Slack (WHS):	0.266 ns	Worst Pulse Width Slack (WPWS):	4.500 ns				
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns				
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0				
Total Number of Endpoints:	106	Total Number of Endpoints:	106	Total Number of Endpoints:	181				
All user specified timing constrai	All user specified timing constraints are met.								

Utilization report

Name 1	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
∨ N DSP48A1	229	179	108	229	52	1	327	1
A1REG_pipeline (pipel	0	18	5	0	0	0	0	0
■ B1REG_pipeline (pipel	0	36	16	0	0	0	0	0
CREG_pipeline (pipeli	0	48	18	0	0	0	0	0
CYI_pipeline (pipeline	1	1	1	1	1	0	0	0
CYO_pipeline (pipelin	0	2	2	0	0	0	0	0
■ DREG_pipeline (pipeli	0	18	11	0	0	0	0	0
OPMODEREG_pipelin	228	8	70	228	0	0	0	0
PREG_pipeline (pipeli	0	48	12	0	0	0	0	0