SPI Slave with Single Port RAM	
Supervisor: Eng. Kareem Wassem Created by: Ahmed Amr Ali	

## Contents

Overview	3
Objective	3
Applications	3
System Design	3
1. SPI Slave Module	3
2. Single Port RAM Module	3
3. SPI Wrapper Module	3
RTL design	4
Spi slave	4
Testbench for the SPI slave	6
• RAM	7
Testbench for the RAM part	7
Top module	7
Testbench	8
DO file	10
Simulation	11
Write operation	11
Read operation	11
Constrain file	12
Gray encoding:	13
Elaboration	13
Synthesis	14
- Schematic	14
- Messages	14
- Utilization	14
- Timing	15
- Critical path	15
- Synthesis summary (encoding technique)	15
Implementation	16
- Device	16

- Utilization	16
- Timing	16
Seq encoding:	
Elaboration	17
Synthesis	18
- Schematic	18
- Messages	19
- Utilization	19
- Timing	19
- Critical path	20
- Synthesis summary (encoding technique)	20
Implementation	21
- Device	21
- Utilization	22
- Timing	22
One_hot encoding:	23
Elaboration	23
Synthesis	24
- Schematic	24
- Messages	24
- Utilization	24
- Timing	25
- Critical path	25
- Synthesis summary (encoding technique)	25
Implementation	26
- Device	26
- Utilization	27
- Timing	27
Comparison between techniques	27

### **Overview**

### Objective

To design and implement an SPI communication protocol in Verilog HDL. The system features an SPI master, an integrated SPI wrapper module that combines the SPI slave and RAM functionalities.

### Applications

An SPI Slave with Single Port RAM is useful for applications in embedded systems, industrial automation, consumer electronics, IoT devices, networking, medical devices, memory expansion, and data storage. It provides efficient communication, real-time data buffering, and temporary storage in low-power, constrained environments.

### System Design

#### 1. SPI Slave Module

Handles communication with the master device using the SPI protocol, receiving and transmitting data to and from the RAM module.

#### 2. Single Port RAM Module

Provides memory storage, allowing for efficient read/write operations of data received via the SPI interface.

#### 3. SPI Wrapper Module

Integrates the SPI Slave and RAM, managing data flow and ensuring seamless communication between them.

## RTL design

Spi slave

```
//Next state combinational logic
always @(*) begin
case (cs)

IDLE: begin
if (ss_n == 0)
ns = CHK_CMD;
else
ns = IDLE;

end
CHK_CMD: begin
if ((ss_n == 0) && rx_valid && (rx_data[9] == 0))
ns = WRITE;
else if ((ss_n == 0) && rx_valid && (rx_data[9:8] == 2'ble))
ns = READ_ADD;
else if ((ss_n == 0) && rx_valid && (rx_data[9:8] == 2'ble))
ns = READ_ADATA;
else if ((ss_n == 0) && rx_valid && (rx_data[9:8] == 2'bl1))
ns = READ_DATA;
else if (rx_alid == 0)
ns = CHK_CMD;
else
ns = IDLE;
else
ns = IDLE;
else
ns = IDLE;
else
ns = WRITE;
else
ns = WRITE;
```

```
## READ_ADD: begin

if (ss_n == 1)

ns = IDLE;

else

ns = READ_ADD;

end

READ_DATA: begin

if (ss_n == 1)

ns = IDLE;

else

ns = READ_DATA: begin

if (ss_n == 1)

ns = IDLE;

else

ns = READ_DATA;

end

default: ns = IDLE;

endcase

endcase

rand

r
```

```
//Serial mosi to parallel rx_data (from SPI to RAM)
always @(posedge clk) begin
    if(~rst_n) begin
        rx_data <= 0;</pre>
         counter <= 0;
         rx_valid <= 0;</pre>
    end
    else if (counter >= 10) begin
         counter <= 0;
        rx_valid <= 1;
    end
    else if((cs == CHK_CMD) && !rx_valid) begin
        rx_data[9-counter] <= mosi;</pre>
         counter <= counter + 1;</pre>
    else if (cs == IDLE)
         rx_valid <= 0;</pre>
end
```

### • Testbench for the SPI slave

#### RAM

### • Testbench for the RAM part

```
module RAM_tb ();
    reg [9:0] din;
    reg clk,rst_n,rx_valid;
    wire [7:0] dout;
    wire tx_valid;
    RAM dut (clk,rst_n,din,rx_valid,dout,tx_valid);
    initial begin
    clk=0;
    forever begin
    #5; clk=~clk;
    end
end
initial begin

**readmemh("mem.dat",dut.mem);
rst_n=0; rx_valid=0; din=$random();
    @(negedge clk);
    rst_n=1; rx_valid=1;
    @(negedge clk);
    repeat(1000) begin
    din=$random();
    @(negedge clk);
    repeat(1000) begin
    din=$random();
    @(negedge clk);
    end

$stop;
end
end
end
end
end
end
end
end
```

### • Top module

```
module SPI_top_module (mosi, ss_n, clk, rst_n, miso);

//Input ports
input clk, rst_n, ss_n; //Control signals
input mosi; //Master_out_slave_in input

//Output ports
output miso; //Master_in_slave_out output

//Internal signals
if wire[9:0] rx_data; //The parallel data sent to RAM
iwire[9:0] rx_data; //Control signals for the read and write
wire[9:0] tx_data; //The parallel data sent from the RAM to SPI

//SPI module
//SPI module
//RAM module
```

### **Testbench**

```
module SPI_top_module_tb ();
 reg mosi, ss_n, clk,rst_n;
 wire miso;
 SPI_top_module dut (mosi, ss_n, clk, rst_n, miso);
  //Initiate the clock
      clk=0:
           #2 clk=~clk:
integer i;
initial begin
     //Test reset & intiate signals
    mosi = 0; ss_n = 1;
rst_n = 0;
    @(negedge clk);
if (miso != 0) begin
    $display("there was an error");
    rst_n = 1; //Release the reset button
    repeat (1000) begin
         ss_n = 0;
         @(negedge clk);
         //Sends the Write address
         for (i = 0; i < 10; i = i + 1) begin
if (i < 2) begin
                                               //first 2 bits are 00 to intiate write address
             @(negedge clk);
                                             //Wait for the write address to read din in 2 clocks
       repeat(2) @(negedge clk);
       ss_n = 1;
       @(negedge clk);
       @(negedge clk);
        for (i = 0; i < 10; i = i + 1) begin
if (i == 0) begin
               mosi = 0;
                                             //first 2 bits are 01 to intiate write data
               mosi = $random;
           @(negedge clk);
       repeat(2) @(negedge clk);
                                             //Wait for the RAM to store din in 2 clocks
       ss_n = 1;
       @(negedge clk);
                                             //Pause the sim after writing the memory
```

```
//Receives the read data
for (i = 0; i < 10; i = i + 1) begin
if (i < 2) begin
mosi = 1;
end
else
mosi = $random;
(e(negedge clk);
end

repeat(2) @(negedge clk);
//Wait for the RAM to send the data on TX_data from mem read address stored
repeat(9) @(negedge clk);
//Wait for the SPI slave to transfer the TX_data from parallel to series on the mis

ss_n = 1;
@(negedge clk);
end

$ss_n = 1;
//Set ss_n to stop the communication and start new one
@(negedge clk);
end


$stop;
end
//End of simulation
end
endmodule
```

### DO file


```
vlib work
vlog RAM.v SPI_Slave.v SPI_top_module.v SPI_tb.v
vsim -voptargs=+acc work.SPI_top_module_tb
add wave *
add wave -position insertpoint \
sim:/SPI_top_module_tb/dut/rx_data \
sim:/SPI_top_module_tb/dut/rx_valid \
sim:/SPI_top_module_tb/dut/tx_data
add wave -position insertpoint \
sim:/SPI_top_module_tb/dut/dut1/mem \
sim:/SPI_top_module_tb/dut/dut1/w_addr \
sim:/SPI_top_module_tb/dut/dut1/r_addr
run -all
#quit -sim
```

## **Simulation**

Write operation



• Read operation



### **Constrain file**

```
## Switches

## Switches

| Set_property -dict { PACKAGE_PIN V17 | IOSTANDARD LVCMOS33 } [get_ports {rst_n}] |

| Set_property -dict { PACKAGE_PIN V16 | IOSTANDARD LVCMOS33 } [get_ports {ss_n}] |

| Set_property -dict { PACKAGE_PIN W16 | IOSTANDARD LVCMOS33 } [get_ports {mosi}] |

| Set_property -dict { PACKAGE_PIN W17 | IOSTANDARD LVCMOS33 } [get_ports {sw[3]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[4]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[5]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W14 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W14 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W14 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W14 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |


| Set_property -dict { PACKAGE_PIN W15 | IOSTANDARD LVCMOS33 } [get_ports {sw[6]}] |

| Set_property -dict { PACKAGE_PIN W15 | IOS
```


```
0 ## LEDs
1 set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports {miso}]
2 #set_property -dict { PACKAGE_PIN E19 IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
```


We will try Elaboration, Synthesis and Implementation using different encoding techniques.

## Gray encoding:-



- Synthesis
- Schematic





### - Messages

- → Synthesis (30 infos)
  - [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
  - > 1 [Synth 8-6157] synthesizing module 'SPI\_top\_module' [SPI\_top\_module.v:1] (2 more like this)
  - [Synth 8-5534] Detected attribute (\* fsm\_encoding = "gray" \*) [SPI\_Slave.v:23]
  - > ① [Synth 8-6155] done synthesizing module 'SPI\_Slave' (1#1) [SPI\_Slave.v.1] (2 more like this)
  - 1 [Device 21-403] Loading part xc7a35ticpg236-1L
  - [Project 1-236] Implementation specific constraints were found while reading constraint file [C/Users/einoor/Des/dop/SPl/project\_1.srcs/constrs\_1/imports/SPl/Constraints\_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [Xil/SPl\_top\_module\_prop/mpl.xdc]. Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used\_in\_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
  - (§ [Synth 8-802] inferred FSM for state register 'cs\_reg' in module 'SPI\_Slave'
  - > 1 [Synth 8-5544] ROM "x\_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5) (3 more like this)
  - 1 [Synth 8-3354] encoded FSM with state register 'cs\_reg' using encoding 'gray' in module 'SPI\_Slave'


#### - Utilization

Name	1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_top_module		34	41	1	0.5	5	1
dut0 (SPI_Slave)		31	24	0	0	0	0
■ dut1 (RAM)		3	17	1	0.5	0	0

## - Timing

tup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.261 ns	Worst Hold Slack (WHS):	0.142 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	101	Total Number of Endpoints:	101	Total Number of Endpoints:	44

## - Critical path




## - Synthesis summary (encoding technique)

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	001
WRITE	011	010
READ_ADD	010	011
READ_DATA	111	100

## • Implementation

### - Device



### - Utilization


Name	1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N SPI_top_module		35	41	1	17	35	10	0.5	5	1
■ dut0 (SPI_Slave)		31	24	0	16	31	9	0	0	0
I dut1 (RAM)		4	17	1	6	4	0	0.5	0	0

## - Timing

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6.049 ns	Worst Hold Slack (WHS):	0.110 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	102	Total Number of Endpoints:	102	Total Number of Endpoints:	44

## Seq encoding:-


### Elaboration





- ∨ 

  Elaborated Design (10 infos)
  - ∨ □ General Messages (10 infos)
    - (\* [Synth 8-5534] Detected attribute (\* fsm\_encoding = "seq" \*) [SPI\_top\_module.v.13]
    - > 6 [Synth 8-6157] synthesizing module 'SPI\_top\_module' [SPI\_top\_module.v.1] (2 more like this)
    - > 1 [Synth 8-6155] done synthesizing module 'SPI\_Slave' (1#1) [SPI\_Slave.v:1] (2 more like this)
      - [Project 1-570] Preparing netlist for logic optimization
      - 1 [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
      - [Project 1-111] Unisim Transformation Summary.
         No Unisim elements were transformed.

- Synthesis
- Schematic








#### - Messages

∨ 

□ Synthesized Design (6 infos)

- ∨ 🚞 General Messages (6 infos)
  - (1) [Netlist 29-17] Analyzing 6 Unisim elements for replacement
  - 1 [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
  - 1 [Project 1-479] Netlist was created with Vivado 2018.2
  - (1) [Project 1-570] Preparing netlist for logic optimization
  - 1 [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
  - [Project 1-111] Unisim Transformation Summary. No Unisim elements were transformed.


#### - Utilization



#### - Timing



### - Critical path



### - Synthesis summary (encoding technique)


INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)

-----

State	l Ne	w Encoding	Previous Encoding
IDLE	I	000	000
CHK_CMD	I	001	001
WRITE	I	010	010
READ_ADD	I	011	011
READ_DATA	I	100	100

INFO: [Synth 8-3354] encoded FSM with state register 'cs reg' using encoding 'seguential' in module 'SPI Slave

- Implementation
- Device



- ∨ 


  implemented Design (9 infos)
  - ∨ 
    ☐ General Messages (9 infos)
    - (Netlist 29-17) Analyzing 6 Unisim elements for replacement
    - 1 [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
    - (Project 1-479) Netlist was created with Vivado 2018.2
    - (Project 1-570) Preparing netlist for logic optimization
    - Timing 38-478] Restoring timing data from binary archive.
    - [Timing 38-479] Binary timing data restore complete.
    - Project 1-856] Restoring constraints from binary archive.

#### - Utilization




Name	1 Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
N SPI_top_module	32	41	1	0.5	5	1
dut0 (SPI_Slave)	30	24	0	0	0	0
I dut1 (RAM)	2	17	1	0.5	0	0

### - Timing




## One\_hot encoding:-


- Clabanatian




### • Synthesis

#### - Schematic








#### Messages


- 1 [filemgmt 20-348] importing the appropriate files for fileset: 'sources\_1'
- ∨ 🍒 Synthesis (1 warning, 31 infos)
  - [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
  - > **1** [Synth 8-6157] synthesizing module 'SPI\_top\_module' [SPI\_top\_module.v.1] (2 more like this)
  - > (§ [Synth 8-5534] Detected attribute (\*fsm\_encoding = "one\_hot" \*) [SPI\_top\_module.v.13] (1 more like this)
  - > (1) [Synth 8-6155] done synthesizing module 'SPI\_Slave' (1#1) [SPI\_Slave.v:1] (2 more like this)
  - (1) [Device 21-403] Loading part xc7a35ticpg236-1L
  - [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/elnoor/Desktop/SPI/project\_2.srcs/constrs\_1/imports/SPI/Constraints\_basys3.xdc]. I import for sunthable but will be used in implementation. Imported constraints are listed in the file I VII/SPI, to produit, a realized with

#### - Utilization



#### - Timing






### Synthesis summary (encoding technique)

State	New Encoding	Previous Encoding	
IDLE	00001	I 000	
CHK_CMD	00010	I 001	
WRITE	00100	010	
READ_ADD	01000	011	
READ_DATA	10000	1 100	
INFO: [Synth 8-3354] encod	led FSM with state register 'cs_reg	' using encoding 'one-hot' in modu	le 'SPI_Slave'

- Implementation
- Device



∨ 

□ Implemented Design (10 infos)

∨ □ General Messages (10 infos)

- 1 (Netlist 29-17) Analyzing 7 Unisim elements for replacement
- (1) [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
- (Project 1-479) Netlist was created with Vivado 2018.2
- [Device 21-403] Loading part xc7a35ticpg236-1L
- (Project 1-570) Preparing netlist for logic optimization
- [Timing 38-478] Restoring timing data from binary archive.
- [Timing 38-479] Binary timing data restore complete.
- (Project 1-856) Restoring constraints from binary archive.
- (Project 1-853) Binary constraint restore complete.
- [Project 1-111] Unisim Transformation Summary. No Unisim elements were transformed.

### - Utilization

Name	1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
√ N SPI_top_module		36	43	2	19	36	12	0.5	5	1
dut0 (SPI_Slave)		32	26	1	16	32	11	0	0	0
I dut1 (RAM)		4	17	1	6	4	0	0.5	0	0

### - Timing

Setup		Hold		Pulse Width		
Worst Negative Slack (WNS):	6.212 ns	Worst Hold Slack (WHS):	0.070 ns	Worst Pulse Width Slack (WPWS): 4.500 ns		
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns		
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints: 0		
Total Number of Endpoints:	104	Total Number of Endpoints:	104	Total Number of Endpoints: 46		
All user specified timing constraints are met.						

# **Comparison between techniques**

Technique	Setup slack	Hold slack
Gray	6.049 ns	0.110 ns
Seq	6.052 ns	0.102 ns
One_hot	6.212 ns	0.070 ns

So as we considered gray encoding gives the best in the worst hold slack and one\_hot encoding gives the best in the worst setup slack.