Zagazig University Faculty of Engineering ECE Department Second Year (2024-2025)





Digital Logic Design Data Stream Analyser Project Report

DIGITAL LOGIC DESIGN

Data Stream Analyser

Project Report

Table of Contents

1.	The Assignment Aim2
2.	The Solution Steps3
	2.1.Code 1111 Circuit3
	2.1.1. Defining the inputs and outputs and the state diagram
	2.1.2. State Table, State Equations and K-Maps
	2.1.3. Designing the Logic Circuit
	2.1.4. Fan Circuit
	2.2.Code 1010 Circuit7
	2.2.1. Defining the inputs and outputs and the state diagram
	2.2.2. State Table, State Equations and K-Maps
	2.2.3. Designing the Logic Circuit
	2.2.4. Flashing Led Circuit
	2.3.Code 0110 Circuit
	2.3.1. Defining the inputs and outputs and the state diagram
	2.3.2. State Table, State Equations and K-Maps
	2.3.3. Designing the Logic Circuit
	2.3.4. Buzzer Alarm Circuit
	2.4.Code 0000 Circuit
	2.4.1. Defining the inputs and outputs and the state diagram
	2.4.2. State Table, State Equations and K-Maps
	2.4.3. Designing the Logic Circuit
	2.4.4. Counter Circuit
3.	Implementation24
	3.1.Schematic Diagram24
	3.2.Testing the Design

1. The Assignment Aim

The aim of this project is to design and implement a sequence detector circuit that identifies specific 4-bit binary input sequences and performs corresponding actions based on each detected sequence. The circuit will be capable of detecting the following four input sequences:

1111 - activates a fan

1010 – turns on a Flashing LED

0110 – triggers a buzzer alarm

0000 - starts a counter

The primary goal is to demonstrate the application of combinational and sequential logic in building a reliable digital system that interprets specific binary messages and responds with the correct control signals. This project emphasizes the use of finite state machines, logic gates, flip-flops, and output interface control to build a fully functional sequence detection system.

2. The Solution Steps


2.1 Code 1111 Circuit

2.1.1. Defining the inputs and outputs and the State Diagram

The input is the data stream "X" (to be analyzed) and the output signal "Y" that corresponds to the occurrence of the code 1111.

Since it's a 4-bit message then 2 flip flops is needed to have 4 states.

From this information we can deduce the State Diagram:



2.1.2. State Table, State Equations and K-Maps

Then the state table is constructed based on the state diagram:

Present State		Inputs	Next State		Output
Α	В	X	A ⁺	B ⁺	Υ
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	0	0	1

A\BX	Ē	3	1	3
Ā	0	0	1	0
A	0	1	0	0
For A ⁺	$ar{X}$	7	$ar{X}$	

$$A^+ = \bar{A}BX + A\bar{B}X = (A \oplus B)X$$

A\BX	\bar{B}			1	3	
$ar{A}$	0		1		0	0
A	0		1		0	0
For B ⁺	\bar{X}	X			7	\bar{X}

$$B^+=\bar{B}X$$

$$Y = ABX$$

2.1.3. Designing the Logic Circuit


Using D-Flip Flop with the State equations:

$$D_A = A^+ = \bar{A}BX + A\bar{B}X = (A \oplus B)X$$

$$D_B=B^+=\bar{B}X$$

$$Y = ABX$$


So the Final Circuit would be:



2.1.4. Fan Circuit

Since the Fan Circuit requires higher voltage than low digital signal, we'll use the digital signal to control a relay which controls the Fan.

And since the output is an instantaneous pulse, we'll use an SR latch to make it a constant voltage state with a stop button to reset the latch (this method is used throughout the project).



Fan Circuit


2.2 Code 1010 Circuit

2.2.1. Defining the inputs and outputs and the State Diagram

The input is the data stream "X" (to be analyzed) and the output signal "Y" that corresponds to the occurrence of the code 1010.

Since it's a 4-bit message then 2 flip flops is needed to have 4 states.

From this information we can deduce the State Diagram:



2.2.2. State Table, State Equations and K-Maps

Then the state table is constructed based on the state diagram:

Present State		Inputs	Next State		Output
Α	В	X	$A^{\scriptscriptstyle{+}}$	B ⁺	Υ
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	0	1	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	0	1	0

A\BX	Ē	3	1	3
$ar{A}$	0	0	0	1
A	0	1	0	0
For A ⁺	\bar{X}	7	Y	\bar{X}

$$A^+ = \bar{A}B\bar{X} + A\bar{B}X$$

A\BX	Ē	3		В
$ar{A}$	0	1	1	0
A	0	1	1	0
For B ⁺	\bar{X}	2	\bar{X}	

$$B^+ = X$$

$$Y = AB\bar{X}$$

2.2.3. Designing the Logic Circuit


Using D-Flip Flop with the State equations:

$$D_A = A^+ = \bar{A}B\bar{X} + A\bar{B}X$$

$$D_B=B^+=X$$

$$Y = AB\bar{X}$$


So the Final Circuit would be:



2.2.4. Flashing light Circuit

Since the output is an instantaneous pulse, we'll use an SR latch to make it a constant voltage state with a stop button to reset the latch (this method is used throughout the project).

To make the LED flash we'll connect it to the clock signal AND-ed with the control signal.



Flashing light Circuit


2.3 Code 0110 Circuit

2.3.1. Defining the inputs and outputs and the State Diagram

The input is the data stream "X" (to be analyzed) and the output signal "Y" that corresponds to the occurrence of the code 0110.

Since it's a 4-bit message then 2 flip flops is needed to have 4 states.

From this information we can deduce the State Diagram:



2.3.2. State Table, State Equations and K-Maps

Then the state table is constructed based on the state diagram:

Present State		Inputs	Next State		Output
Α	В	Х	A ⁺	B ⁺	Υ
0	0	0	0	1	0
0	0	1	0	0	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	0	0	0

A\BX	Ē	3	I	3
$ar{A}$	0	0	1	0
A	0	1	0	0
For A ⁺	$ar{X}$	J	\bar{X}	

$$A^+ = \bar{A}BX + A\bar{B}X = (A \oplus B)X$$

A\BX		\bar{B}	В	
Ā	1	0	0	1
Α	1	1	0	0
For B ⁺	\bar{X}	7	Y	\bar{X}

$$B^{+} = A\bar{B} + \bar{A}\bar{X}$$
$$Y = AB\bar{X}$$

2.3.3. Designing the Logic Circuit


Using D-Flip Flop with the State equations:

$$D_A = A^+ = \bar{A}BX + A\bar{B}X = (A \oplus B)X$$

$$D_B = B^+ = A\bar{B} + \bar{A}\bar{X}$$

$$Y = AB\bar{X}$$


So the Final Circuit would be:



2.3.4. Buzzer Alarm Circuit

Since the output is an instantaneous pulse, we'll use an SR latch to make it a constant voltage state with a stop button to reset the latch (this method is used throughout the project).

To Trigger the Buzzer we'll connect it to the clock signal AND-ed with the control signal.




2.4 Code 0000 Circuit

2.4.1. Defining the inputs and outputs and the State Diagram

The input is the data stream "X" (to be analyzed) and the output signal "Y" that corresponds to the occurrence of the code 0000.

Since it's a 4-bit message then 2 flip flops is needed to have 4 states.

From this information we can deduce the State Diagram:



2.4.2. State Table, State Equations and K-Maps

Then the state table is constructed based on the state diagram:

Present State		Inputs	Next State		Output
Α	В	Х	A ⁺	B ⁺	Υ
0	0	0	0	1	0
0	0	1	0	0	0
0	1	0	1	0	0
0	1	1	0	0	0
1	0	0	1	1	0
1	0	1	0	0	0
1	1	0	0	0	1
1	1	1	0	0	0

A\BX	Ī	3	1	В
Ā	0	0	0	1
A	1	0	0	0
For A ⁺	$ar{X}$	J	X	

$$A^+ = \bar{A}B\bar{X} + A\bar{B}\bar{X} = (A \oplus B)\bar{X}$$

A\BX		$ar{B}$	1	3
$ar{A}$	1	0	0	0
A	1	0	0	0
For B ⁺	$ar{X}$	Z	Y	\bar{X}

$$B^+=\bar{B}\bar{X}$$

$$Y = AB\bar{X}$$

2.4.3. Designing the Logic Circuit


Using D-Flip Flop with the State equations:

$$D_A=A^+=\bar{A}B\bar{X}+A\bar{B}\bar{X}=(A\oplus B)\bar{X}$$

$$D_B=B^+=\bar{B}\bar{X}$$

$$Y = AB\bar{X}$$

So the Final Circuit would be:




Note: it's the same 1111 code circuit but with the input inverted (which is expected).

2.4.4. Counter Circuit


Since the output is an instantaneous pulse, we'll use an SR latch to make it a constant voltage state with a stop button to reset the latch (this method is used throughout the project).

To Trigger the counter we'll connect it to the clock signal AND-ed with the control signal.



Counter Circuit

• Designing the counter circuit :



State diagram

Present State				Next Sta	te
Α	В	С	A ⁺	B ⁺	C ⁺
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

State Table

A\BC	Ē	B		В	
Ā	0	0	1	0	
A	1	1	0	1	
For A ⁺	Ē	(\mathcal{C}	Ē	


$$A^+ = A\bar{C} + A\bar{B} + \bar{A}BC = (C \oplus AB)$$

A\BC	$ar{B}$			1	В
$ar{A}$	0	1		0	1
A	0	1	J	0	1
For B ⁺	Ē		С		Ē

$$B^+ = B\bar{C} + C\bar{B} = (C \oplus B)$$

A\BC	\bar{B}		В		
Ā	1	0	0	1	
A	1	0	0	1	
For C ⁺	Ē	(\overline{C}	Ē	

$$C^+ = \bar{C}$$



Counter Circuit

• Binary to 7 Segment Converter

	Inputs		Output						
Α	В	С	а	b	С	d	е	f	g
0	0	0	1	1	1	1	1	1	0
0	0	1	0	1	1	0	0	0	0
0	1	0	1	1	0	1	1	0	1
0	1	1	1	1	1	1	0	0	1
1	0	0	0	1	1	0	0	1	1
1	0	1	1	0	1	1	0	1	1
1	1	0	1	0	1	1	1	1	1
1	1	1	1	1	1	0	0	0	0

A\BC	Ĭ	$ar{B}$		3	
$ar{A}$ (1	0	1	1	
A	0	1	1	1	
For a	Ē	(C	Ē	

$$a = AC + \bar{A}\bar{C} + B = (A \odot C) + B$$

A\BC	$ar{B}$		В	
$ar{A}$	1	1	1	1
A	1	0	1	0
For b	Ē	C		Ē

$$b = \bar{A} + \bar{B}\bar{C} + BC = (B \odot C) + \bar{A}$$

A\BC	\bar{B}		l	3
$ar{A}$	1	1	1	0
A	1	1	1	1
For c	Ē	(7	Ē

$$c = A + \bar{B} + C$$

A\BC	Ī	3	1	3	
Ā	1	0	1	1	
A	0	1	0	1	
For d	Ē	(Ç	Ē	

$$d = \bar{A}B + \bar{A}\bar{C} + B\bar{C} + A\bar{B}C$$

A\BC	Ē	3	В	
$ar{A}$	1	0	0	1
A	0	0	0	1
For e	Ē	($ar{C}$


$$e = B\bar{C} + \bar{A}\bar{C} = \bar{C}(B + \bar{A})$$

A\BC	Ē	$ar{B}$		В	
Ā		0	0	0	
A	1	1	0	1	
For f	Ē	(<u>, </u>	Ē	

$$f = \bar{B}\bar{C} + A\bar{B} + A\bar{C} = \bar{B}(\bar{C} + A) + A\bar{C}$$


A\BC	$ar{B}$		В	
$ar{A}$	0	0	1	1
A	1	1	0	
For g	Ē	С		Ē

$$g = A\bar{B} + \bar{A}B + B\bar{C} = (A \oplus B) + B\bar{C}$$




3.implementation in proteus


3.1. Schematic Diagram




3.2. Testing the Circuit




Testing the 1111 Code Circuit



Testing the 1010 Code Circuit



Testing the 0110 Code Circuit



Testing the 0000 Code Circuit