# **FIFO Verification**

supervisor: Eng. Kareem Wassem Name: Ahmed Essam Sayed Zayed

# **Table of Contents**

FIFC	O Design	3
1)	) FIFO Overview	3
	Key Features of FIFO	3
	Typical use cases	3
	How it works	4
2)	?) Specs	5
	Parameters	5
	ports	5
3)	3) The design	6
	Detected Bugs	6
	Code without bugs	6
4)	l) Verification plan	9
5)	i) UVM structure	10
	Description	11
6)	s) Interface	12
7)	') SVA	13
8)	3) Packages code	18
9)	) TOP_module	38
10	0) Do file	40
1	1) Src_list File	40
1:	2) Waveform	41
1:	3) Transcript	44
14	4) Coverage report	45
	Assertions coverage	45
	Directive coverage	46
	Branch coverage	48
	Condition coverage	52
	Statement coverage	57
	Toggle coverage	62
	Function coverage.	64

# FIFO Design

# 1) FIFO Overview

A **FIFO** (**First-In, First-Out**) is a specialized type of memory or buffer that allows data to be written into and read out in the same order it was entered. This design is frequently used in hardware systems where data must be processed in the order it arrives. It serves as a queue where the first element written is the first one to be read. FIFOs are crucial for managing data flow between two subsystems that operate at different speeds, such as when synchronizing communication between processors or between hardware modules.

### Key Features of FIFO

**Data Storage and Flow:** Data is written into the FIFO through an input port and read out via an output port. The system ensures that data is removed in the order it was added, making it ideal for managing data streams.

**Synchronous Operation:** This design is synchronous, meaning that it operates with a clock signal (clk). All data transfers (write and read operations) happen on clock edges, ensuring synchronization between different parts of the system.

#### FIFO Width and Depth:

- **FIFO\_WIDTH**: The width of the data bus, which determines how many bits are written and read at once.
- **FIFO\_DEPTH**: The total number of memory locations available in the FIFO, determining its storage capacity.

## Typical use cases

- 1. **Data Rate Matching:** FIFOs are often used to smooth out differences in data rates between components that operate at different speeds.
- 2. **Interfacing Different Systems:** It is common in systems where data is transmitted between processors and peripherals, such as in communication devices, networking equipment, or audio/video processing.
- 3. **Pipeline Buffers:** In pipelined architectures, FIFOs are used to store intermediate results or data while the system continues processing other tasks.

#### How it works

The FIFO works by utilizing two main operations: **write** and **read**. The flow is controlled by a series of signals:

#### 1. Write Operation:

- Data is presented on the data\_in input.
- When the wr\_en (write enable) signal is asserted and the FIFO is not full, data is written into the next available memory location.
- If the FIFO becomes full, indicated by the full flag, no further write operations are allowed until space is freed.

#### 2. Read Operation:

- Data is read from the FIFO through the data\_out port.
- When the rd\_en (read enable) signal is asserted and the FIFO is not empty, the oldest data is removed from the FIFO and presented at the output.
- If the FIFO becomes empty, indicated by the empty flag, no more data can be read until more is written.

#### 3. Overflow and Underflow:

- **Overflow:** When a write is attempted but the FIFO is full, the overflow signal is asserted, and the new data is discarded to avoid corruption.
- **Underflow:** When a read is attempted but the FIFO is empty, the underflow signal is asserted, and no data is read.

#### 4. Status Signals:

- **Full/Empty:** Indicate when the FIFO cannot accept more data (full) or when there is no data to read (empty).
- Almost Full/Almost Empty: These intermediate flags (almostfull and almostempty)
  provide early warnings when the FIFO is about to become full or empty, allowing for
  better control over data flow.
- Write Acknowledge (wr\_ack): Indicates a successful write operation.

In this design, assertions are added to verify correct FIFO behavior and ensure data integrity during write and read operations. The system is robust, handling edge cases like overflow and underflow gracefully.

# 2) Specs

## **Parameters**

• FIFO\_WIDTH: DATA in/out and memory word width (default: 16)

• FIFO\_DEPTH: Memory depth (default: 8)

## ports

Port	Direction	Function			
data_in		Write Data: The input data bus used when writing the FIFO.			
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on data_in) to be written into the FIFO			
rd_en	Input	Read Enable: If the FIFO is not empty, asserting this signal causes data (on data_out) to be read from the FIFO			
clk		Clock signal			
rst_n		Active low asynchronous reset			
data_out		Read Data: The sequential output data bus used when reading from the FIFO.			
full		Full Flag: When asserted, this combinational output signal indicates that the FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO.			
almostfull		Almost Full: When asserted, this combinational output signal indicates that only one more write can be performed before the FIFO is full.			
empty		Empty Flag: When asserted, this combinational output signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.			
almostempty	Output	Almost Empty: When asserted, this output combinational signal indicates that only one more read can be performed before the FIFO goes to empty.			
overflow		Overflow: This sequential output signal indicates that a write request (wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO.			
underflow		Underflow: This sequential output signal Indicates that the read request (rd_en) was rejected because the FIFO is empty. Under flowing the FIFO is not destructive to the FIFO.			
wr_ack		Write Acknowledge: This sequential output signal indicates that a write request (wr_en) has succeeded.			

**Note:** If a read and write enables were high and the FIFO was empty, only writing will take place and vice versa if the FIFO was full.

## 3) The design

## **Detected Bugs**

- The almostfull was "depth-2" correct "depth-1"
  - Overflow and underflow were not have a value in case of reset.
  - Counter wasn't covering all the cases of the wr\_en and rd\_en.
  - Underflow should be sequential not compinational.

## Code without bugs

```
// Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
// Description: FIFO Design
module FIFO(data in, wr en, rd en, clk, rst n, full, empty, almostfull,
almostempty, wr_ack, overflow, underflow, data_out);
parameter FIFO WIDTH = 16;
parameter FIFO_DEPTH = 8;
input [FIFO WIDTH-1:0] data in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output reg wr ack, overflow, underflow;
output full, empty, almostfull, almostempty;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
reg [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
reg [max fifo addr-1:0] wr ptr, rd ptr;
reg [max_fifo_addr:0] count;
always @(posedge clk or negedge rst n) begin
   if (!rst_n) begin
       wr_ptr <= 0;
   end
   else if (wr_en && count < FIFO_DEPTH) begin
       mem[wr ptr] <= data in;</pre>
       wr ack <= 1;
```

```
wr_ptr <= wr_ptr + 1;</pre>
    else begin
        wr ack <= 0;
        if (full && wr_en) //was "&" correction is "&&"
            overflow <= 1;</pre>
        else
            overflow <= 0;</pre>
end
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rd ptr <= 0;
    else if (rd_en && count != 0) begin
        data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
    else begin
                                     //remove underflow from assert statements
because it is sequential output and add this else statement
        if (empty && rd en) begin
            underflow <= 1;</pre>
        end
        else begin
            underflow <= 0;
        end
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;
    else begin
    //added this statement to cover all cases ex: if wr en and rd en both
equal to 1 and the fifo is empty the code will do neither this "(({wr_en,
rd_en} == 2'b10) && !full)" nor this "(({wr_en, rd_en} == 2'b01) && !empty)"
however we can write in fifo and increase the counter normally
        if (({wr_en, rd_en} == 2'b11)) begin
            if (count==0) begin
                 count<=count+1;</pre>
            else if (count==FIFO_DEPTH) begin
                 count<=count-1;</pre>
```


```
end
end
else begin
    if ( (wr_en == 1) && !full)
        count <= count + 1;
    else if ( (rd_en == 1) && !empty)
        count <= count - 1;
    end
end
end

assign full = (count == FIFO_DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0; //was "FIFO_DEPTH-2"
correction "FIFO_DEPTH-1" only
assign almostempty = (count == 1)? 1 : 0;
endmodule</pre>
```

# 4) Verification plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check	Feature	Assertion
FIFO_1	should be low also the counter,	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.	-	checking using immediate assertion in the SVA module.	whenever rst_n is asserted, empty=1. full, count, rd_ptr, and wr_ptr=0.	immediate  if (!rst_n) assert final (!full && empty && (count==0) && (rd_ptr==0) && (wr_ptr==0));
FIFO_2	(write_only_sequence) because the depth is 8, after the 8th loop we can't write anymore and the output should be don't care throghout this repeat loop	assign the reset to be deasserted, and assign the wr_en to 1, and rd_en to 0,			whenever (count=FIFO_DEPTH), full=1.  whenever (count=FIFO_DEPTH-1), almost full=1.  whenever st_n is disabled ((count=FIFO_DEPTH)&≀_en)), overflow=1, in the next cik whenever rst_n is disabled ((count=FIFO_DEPTH)&≀_en)), wr_ack=1, in the next cik whenever rst_n is disabled (wr_en&Alrd_en&&full), count should be incremented in the next cik whenever rst_n is disabled (wr_en&Alrd_en&&full), count should be stable in next_is disabled (wr_en&&full, count should be stable in next_of is disabled (wr_en&&full, stabled) (wr_en&&full), stabled (wr_en&&full), wr_ptr should be incremented in the next cik whenever rst_n is disabled (wr_en&&full), stabled (wr_en&&ful	immediate if (count==(FFO_DEPTH)) assert final (full); immediate if (count==(FFO_DEPTH-1)) assert final (almost_full); Concurrent @(posedge city disable iff(rist_n) (((count==FFO_DEPTH)&(ur=n)) => (overflow)); Concurrent @(posedge city disable iff(rist_n) (((count==FFO_DEPTH)&(ur=n)) => (ur=n&ir=n); (((count==FFO_DEPTH)A&(ur=n)) => (ur=n&ir=n); ((ur=n&ir=n), (ur=n&ir=n)) => (ur=n); (ur=n&ir=n); ((ur=n&ir=n), (ur=n&ir=n)) => (ur=n); ((ur=n&ir=n), (ur=n), (ur=n); ((ur=n&ir=n), (ur=n), (ur=n); (ur=n), (ur=n), (ur=n), (ur=n); (ur=n), (ur=n), (ur=n), (ur=n); (ur=n), (ur=n), (ur=n), (ur=n), (ur=n); (ur=n), (ur=n
	(read_only_sequence) because the depth is 8, the out will read the data we write previously and after the 6th loop the out should be fixed to the last value	deasserted, and assign the wr_en to 0, and rd_en to 1,		A checker in the FIFO_scoreboard_pack to make sure the output is correct, checking using some immediate and concurrent assertions in the SVA module to check on "count", "do pir", empty", "amost_empty", and "underflow".	whenever (count==0), empty=1. whenever (count==1), almost_empty=1. whenever rst_n is disabled ((count==0)&&(rd_en)), underflow=1, in then ext_clk whenever rst_n is disabled (lwr_en&&rd_en&&lempty), count should be decremented in the next_clk	immediate if (count==(0)) assert final (empty); immediate if (count==(1)) assert final (almost_empty); Concurrent @(posedge cik) disable iff(Irst_n) (((count==0)&&(rd_en)) => (underflow)). Concurrent @(posedge cik) disable iff(Irst_n) ((twr_en&&rd_en&&tempty))= (count==Spast(count)-1);
FIFO_3					whenever rst_n is disabled (lwr_en&ard_enemy), count should be stable in next etc. whenever rst_n is disabled (rd_en&ard_enemy), and rshould be incremented in the next clk whenever rst_n is disabled (rd_en&atempy&a(rd_ptr=7)), rd_ptr should be incremented in the next clk whenever rst_n is disabled (rd_en&atempy&a(rd_ptr=7)), rd_ptr should be 0, whenever rst_n is disabled (rd_en&atempy), rd_en should be stable in next clk.	Concurrent @(posedge cik) disable iff(Irst_n) ((Iwr_en&&rd_en&∅) => (Sstable(count))). Concurrent @(posedge cik) disable iff(Irst_n) ((Ird en&∅&&(Ird_ptr==Spask(rd_ptr)+1)). Concurrent @(posedge cik) disable iff(Irst_n) ((Ird_en&∅&&(Irst_n)) ((Ird_en&∅&&(Irst_n)) ((Ird_en&∅&&(Irst_n)) ((Ird_en&∅&(Irst_n)) ((Ird_en&∅&(Irst_n)) ((Ird_en&∅)) => (Sstable((Ird_ptr))).
		assign the reset to be deasserted, and assign the wr_en to 1, and rd_en to 1, and randomize data_in.		A checker in the FIFO_scoreboard_pack to make sure the output is correct, checking using some immediate and concurrent assertions in the SVA	(in addition to all the previos write only and read only assertions) whenever rst_n is disabled (wr_en&&rd_en&&full&&lempty), count should be stable in next clk	Concurrent @(posedge cik) disable iff(!rst_n) ((ww_en8&rd_en8&!full&&!empty) => (\$stable(count)));
FIFO_4				module to check on "count", "wr_ptr", "full", "almost_full", "wr_ack", "overflow", "rd_ptr", "empty", "almost_empty", and "underflow".	whenever rst_n is disabled (wr_en&ard_en&afull&&tempty), count should be decremented in the next clk whenever rst_n is disabled whenever rst_n is disabled	Concurrent (@(posedge clk) disable iff(irst_n) ((wr_en&ard_en&&full&&tempty) => (count==\$past(count)-1)); Concurrent
FIFO_5	(random_sequence) To check more cases.	Randomization under constraints on the wr_en signal to be on with the value of 0W, EN_ON_DIST and off with value of 100-WR_EN_ON_DIST, and on the rd_en signal to be on with the value of	Same as FIFO_4	Same as FIFO_4	(wr. en&ard_en&fulls∅), count should be incremented in the next ck All the previor assertins including the reset assertion	@(posedge cik) disable lff(rst_n) ((wr en&ard_en&\full&∅) => (count==\$past(count)+1));

# 5) UVM structure



### Description

First, we assign the "design", and "interface", and bind the "SVA" in the "top" module, the we set the virtual interface and give an access to the "test\_pkg".

In the "test" in "build\_phase" we get the virtual interface we set from "top", then create an object block and assign the virtual interface in it, after that we set the block, in "run\_phase" we raise an objection and run the "reset\_sequence" and the "main\_sequence" after they done we drop the objection.

In the "environment" first in "build\_phase" we create the "agent", "scoreboard", and "coverage collector", and in "connect\_phase" we connect "scoreboard", and "coverage collector" (2 ports, each port has a FIFO to save the data from the export) with the created connection named "agt\_ap" (1 export) by using "analysis\_port"

In the "agent" in "build\_phase" we create the "sequencer", "driver", "monitor", and the analysis connection, after that in "connect\_phase" we connect the "sequencer" to the "driver" with a normal connection (1 port, 1 export), connect the driver to the interface, and connect the monitor to the interface and to the "agt\_ap"

In the "diver" we take the randomized input variables with some constraints from the "sequence\_item" and assign these variables to the interface by the connection we created in the "agent".

In the "monitor" we take the randomized variables (that the "driver" sent to the interface) from the interface and assign these variables and the outputs given from interface to the "sequence\_item" (we made this step because we hadn't have the output), after we assign all variables we sent it to the "agt\_ap" that is connected to the "scoreboard", and "coverage collector".

In "scoreboard" in "run\_phase" we compare the output with the expected value calculated from a function named "ref\_model" and increment the error count if there is an error and do the same with the correct count.

In "coverage collector" we created a covergroup to check the functionality of the design.

#### Note:

In "scoreboard" and "coverage collector" we should create an analysis\_export node and create an analysis\_fifo to save the values from the export.

In "monitor" we should create an analysis port because it is the one which send.

Every "analysis port" or "single port" should be connected in the topper pkg in the "connect\_phase"

# 6) Interface

```
interface FIFO_inter (clk);
  input clk;

parameter FIFO_WIDTH = 16;
 parameter FIFO_DEPTH = 8;

logic [FIFO_WIDTH-1:0] data_in;
 logic rst_n, wr_en, rd_en;
 logic [FIFO_WIDTH-1:0] data_out;
 logic wr_ack, overflow;
 logic full, empty, almostfull, almostempty, underflow;

endinterface : FIFO_inter
```

```
module FIFO SVA (data in, wr en, rd en, clk, rst n, full, empty, almostfull,
almostempty, wr_ack, overflow, underflow, data_out);
    parameter FIFO WIDTH = 16;
    parameter FIFO_DEPTH = 8;
    input clk;
    input [FIFO_WIDTH-1:0] data_in;
    input rst_n, wr_en, rd_en;
    input [FIFO WIDTH-1:0] data out;
    input wr_ack, overflow;
    input full, empty, almostfull, almostempty, underflow;
    localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    logic [max fifo addr-1:0] wr ptr, rd ptr;
    logic [max fifo addr:0] count;
//for write and read pointers and count only
    always @(posedge clk or negedge rst_n) begin
    if (!rst n) begin
        count <= 0;</pre>
        wr_ptr <= 0;
        rd ptr <= 0;
    end
    else begin
        if (({wr_en, rd_en} == 2'b11)) begin
            if (count==0) begin
                 count<=count+1;</pre>
                 wr_ptr<=wr_ptr+1;</pre>
            end
             else if (count==FIFO_DEPTH) begin
                 count<=count-1;</pre>
                 rd ptr<=rd ptr+1;
            end
            else begin
                 wr_ptr<=wr_ptr+1;
                 rd_ptr<=rd_ptr+1;
             end
        end
        else begin
            if ((wr_en == 1) && !full) begin
                 count <= count + 1;</pre>
                 wr ptr<=wr ptr+1;</pre>
```

```
end
            else if ( (rd_en == 1) && !empty) begin
                count <= count - 1;</pre>
                rd_ptr<=rd_ptr+1;
            end
        end
    end
end
//Assertions
always_comb begin
    if (count==FIFO DEPTH) begin
        assert_full: assert final (full);
        full c: cover final (full);
    end
    if (count==(FIFO_DEPTH-1)) begin
        assert_almostfull: assert final (almostfull);
        almostfull_c: cover final (almostfull);
    end
    if (count==0) begin
        assert_empty: assert final (empty);
        empty c: cover final (empty);
    end
    if (count==1) begin
        assert_almostempty: assert final (almostempty);
        almostempty_c: cover final (almostempty);
    end
    if (!rst_n) begin
        assert reset: assert final (!full && empty && (count==0) && (rd ptr==0)
&& (wr_ptr==0));
        reset_c: cover final (!full && empty && (count==0) && (rd_ptr==0) &&
(wr_ptr==0));
    end
end
property assert overflow;
    @(posedge clk) disable iff(!rst_n) (((count==FIFO_DEPTH)&&(wr_en))|=>
(overflow)); //sequential output signal
endproperty
property assert_underflow;
    @(posedge clk) disable iff(!rst n) (((count==0)&&(rd en))|=>
(underflow)); //sequential output signal
endproperty
property assert_wr_ack;
```

```
@(posedge clk) disable iff(!rst_n) (((count!=FIFO_DEPTH)&&(wr_en))|=>
(wr_ack));
             //sequential output signal
endproperty
property assert_count_not_max;
    @(posedge clk) disable iff(!rst_n) ((wr_en&&rd_en&&!full&&!empty)|=>
($stable(count)));
endproperty
property assert_count_max;
    @(posedge clk) disable iff(!rst_n) ((wr_en&&rd_en&&full&&!empty)|=>
(count==$past(count)-1));
endproperty
property assert_count_ZERO;
    @(posedge clk) disable iff(!rst_n) ((wr_en&&rd_en&&!full&&empty)|=>
(count==$past(count)+1));
endproperty
property assert_count_write_not_max;
    @(posedge clk) disable iff(!rst_n) ((wr_en&&!rd_en&&!full)|=>
(count==$past(count)+1));
endproperty
property assert_count_write_max;
    @(posedge clk) disable iff(!rst_n) ((wr_en&&!rd_en&&full)|=>
($stable(count)));
endproperty
property assert_count_read_not_max;
    @(posedge clk) disable iff(!rst_n) ((!wr_en&&rd_en&&!empty)|=>
(count==$past(count)-1));
endproperty
property assert_count_read_max;
    @(posedge clk) disable iff(!rst n) ((!wr en&&rd en&&empty)|=>
($stable(count)));
endproperty
property assert_wr_ptr_not_full;
    @(posedge clk) disable iff(!rst_n) ((wr_en&&!full&&(wr_ptr<7))|=>
(wr ptr==$past(wr ptr)+1));
endproperty
property assert_wr_ptr_not_full max;
    @(posedge clk) disable iff(!rst_n) ((wr_en&&!full&&(wr_ptr==7))|=>
(wr ptr==0));
endproperty
property assert_wr_ptr_full;
    @(posedge clk) disable iff(!rst n) ((wr en&&full)|=> ($stable(wr ptr)));
endproperty
property assert_rd_ptr_not_full;
    @(posedge clk) disable iff(!rst_n) ((rd_en&&!empty&&(rd_ptr<7))|=>
(rd ptr==$past(rd ptr)+1));
```

```
endproperty
property assert_rd_ptr_not_full_max;
    @(posedge clk) disable iff(!rst_n) ((rd_en&&!empty&&(rd_ptr==7))|=>
(rd_ptr==0));
endproperty
property assert_rd_ptr_full;
    @(posedge clk) disable iff(!rst_n) ((rd_en&&empty)|=> ($stable(rd_ptr)));
endproperty
assert property (assert_overflow);
cover property (assert_overflow);
assert property (assert_underflow);
cover property (assert_underflow);
assert property (assert_wr_ack);
cover property (assert_wr_ack);
assert property (assert_count_not_max);
cover property (assert_count_not_max);
assert property (assert_count_max);
cover property (assert_count_max);
assert property (assert_count_ZERO);
cover property (assert_count_ZERO);
assert property (assert_count_write_not_max);
cover property (assert_count_write_not_max);
assert property (assert_count_write_max);
cover property (assert_count_write_max);
assert property (assert_count_read_not_max);
cover property (assert_count_read_not_max);
assert property (assert_count_read_max);
cover property (assert_count_read_max);
assert property (assert_wr_ptr_not_full);
cover property (assert_wr_ptr_not_full);
assert property (assert_wr_ptr_not_full_max);
cover property (assert_wr_ptr_not_full_max);
```

```
assert property (assert_wr_ptr_full);
cover property (assert_wr_ptr_full);
assert property (assert_rd_ptr_not_full);
cover property (assert_rd_ptr_not_full);
assert property (assert_rd_ptr_not_full_max);
cover property (assert_rd_ptr_not_full_max);
assert property (assert_rd_ptr_not_full_max);
cover property (assert_rd_ptr_full);
cover property (assert_rd_ptr_full);
endmodule : FIFO_SVA
```

# 8) Packages code

#### FIFO\_config\_pkg

```
package FIFO_config_pkg;
   import uvm_pkg::*;
   `include "uvm_macros.svh"
   class FIFO_config extends uvm_object;
        // Provide implementations of virtual methods such as get_type_name and create
        `uvm_object_utils(FIFO_config)

        virtual FIFO_inter FIFO_vif;

        // Constructor
        function new(string name = "FIFO_config");
            super.new(name);
        endfunction : new

    endclass : FIFO_config
endpackage : FIFO_config_pkg
```

```
package FIFO_sequence_item_pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    class FIFO seq item extends uvm_sequence_item;
        // Provide implementations of virtual methods such as get_type_name and
create
        `uvm object utils(FIFO seg item)
        parameter FIFO WIDTH = 16;
        parameter FIFO_DEPTH = 8;
        logic clk;
        rand logic [FIFO_WIDTH-1:0] data in;
        rand logic rst_n, wr_en, rd_en;
        logic [FIFO WIDTH-1:0] data out;
        logic wr_ack, overflow;
        logic full, empty, almostfull, almostempty, underflow;
        integer RD_EN_ON_DIST, WR_EN_ON_DIST;
        constraint reset_c {
            rst_n dist {1:/95, 0:/5};
        constraint wr_c {
            wr_en dist {1:/WR_EN_ON_DIST, 0:/(100-WR_EN_ON_DIST)};
        constraint rd c {
            rd_en dist {1:/RD_EN_ON_DIST, 0:/(100-RD_EN_ON_DIST)};
        // Constructor
        function new(string name = "FIFO_seq_item", integer wr_in_dist=70,
integer rd_in_dist=30);
            super.new(name);
            RD EN ON DIST=rd in dist;
            WR_EN_ON_DIST=wr_in_dist;
        endfunction : new
        function string convert2string();
            return $sformatf("%s rst_n=%0b wr_en=%0b rd_en=%0b data_in=%0b
wr_ack=%0b overflow=%0b full=%0b empty=%0b almostfull=%0b almostempty=%0b
underflow=%0b data out", super.convert2string(),
```

rst\_n, wr\_en, rd\_en, data\_in, wr\_ack, overflow, full, empty,
almostfull, almostempty, underflow, data\_out);

endfunction : convert2string

endclass : FIFO\_seq\_item

endpackage : FIFO\_sequence\_item\_pkg

```
package FIFO main sequence pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    import FIFO_sequence_item_pkg::*;
    class FIFO_main_sequence extends uvm_sequence #(FIFO_seq_item);
        // Provide implementations of virtual methods such as get type name and
create
        `uvm_object_utils(FIFO_main_sequence)
        FIFO_seq_item seq_item;
        // Constructor
        function new(string name = "FIFO_main_sequence");
            super.new(name);
        endfunction : new
        task body();
//FIFO_2(write_only_sequence)
            repeat (10) begin
                seq_item=FIF0_seq_item::type_id::create("seq_item");
                start_item(seq_item);
                seq item.rst n=1;
                seq item.wr en=1;
                seq_item.rd_en=0;
                seq_item.data_in=$random();
                finish item(seq item);
            end
            //after the 8th loop we can't write anymore and the output should
be don't care throghout this repeat loop
//FIFO_3(read_only_sequence)
            repeat (10) begin
                seq_item=FIF0_seq_item::type_id::create("seq_item");
                start item(seq item);
                seq item.rst n=1;
                seq_item.wr_en=0;
                seq item.rd en=1;
                seq item.data in=$random();
                finish_item(seq_item);
            end
loop the out will be fixed to the last value
```

```
//FIFO_4(write_read_sequence)
            repeat (10) begin
                seq_item=FIFO_seq_item::type_id::create("seq_item");
                start item(seg item);
                seq_item.rst_n=1;
                seq_item.wr_en=1;
                seq_item.rd_en=1;
                seq_item.data_in=$random();
                finish_item(seq_item);
            end
            //with every write the the out will read the write that preceded it
except for the first read because from the previos loop the mem was empty
//FIFO 5(random sequence)
                seq_item=FIF0_seq_item::type_id::create("seq_item");
                start_item(seq_item);
                rst_n=0;
                finish_item(seq_item);
            repeat (10000) begin
                seq_item=FIF0_seq_item::type_id::create("seq_item");
                start item(seq item);
                assert(seq_item.randomize());
                finish_item(seq_item);
            end
        endtask : body
    endclass : FIFO_main_sequence
endpackage : FIFO main sequence pkg
```

#### FIFO\_rst\_sequence\_pkg

```
package FIFO_rst_sequence_pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    import FIFO_sequence_item_pkg::*;
    class FIFO_rst_sequence extends uvm_sequence #(FIFO_seq_item);
        // Provide implementations of virtual methods such as get_type_name and
create
        `uvm_object_utils(FIFO_rst_sequence)
        FIFO_seq_item seq_item;
        // Constructor
        function new(string name = "FIFO_rst_sequence");
            super.new(name);
        endfunction : new
//FIFO_1(reset)
        task body();
            seq_item=FIFO_seq_item::type_id::create("seq_item");
            start_item(seq_item);
            seq_item.rst_n=0;
            seq item.rd en=1;
            seq item.wr en=1;
            seq_item.data_in=16'hFFFF;
            finish_item(seq_item);
        endtask : body
    endclass : FIFO_rst_sequence
endpackage : FIFO_rst_sequence_pkg
```

#### FIFO\_sequencer\_pkg

```
package FIFO_sequencer_pkg;
   import uvm_pkg::*;
   `include "uvm_macros.svh"
   import FIFO_sequence_item_pkg::*;

class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
    // Provide implementations of virtual methods such as get_type_name and create
    `uvm_component_utils(FIFO_sequencer)
    // Constructor
    function new(string name = "FIFO_sequencer", uvm_component
parent=null);
    super.new(name, parent);
    endfunction : new

endclass : FIFO_sequencer
endpackage : FIFO_sequencer_pkg
```

```
package FIFO monitor pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    import FIFO sequence item pkg::*;
    class FIFO_monitor extends uvm_monitor;
        // Provide implementations of virtual methods such as get type name and
create
        `uvm_component_utils(FIFO_monitor)
        virtual FIF0_inter FIF0_vif;
        FIFO_seq_item rsp_seq_item;
        uvm analysis port #(FIFO seq item) mon ap;
        // Constructor
        function new(string name = "FIFO_monitor", uvm_component parent=null);
            super.new(name, parent);
        endfunction : new
        function void build phase(uvm phase phase);
            super.build phase(phase);
            mon ap=new("mon_ap", this);
        endfunction : build_phase
        task run phase(uvm phase phase);
            super.run_phase(phase);
            forever begin
                rsp seg item=FIFO seg item::type id::create("rsp seg item");
                @(negedge
FIFO vif.clk);
                rsp_seq_item.rd_en=FIFO_vif.rd_en;
                rsp seq item.wr en=FIFO vif.wr en;
                rsp_seq_item.rst_n=FIFO_vif.rst_n;
                rsp_seq_item.data_in=FIFO_vif.data_in;
                rsp_seq_item.full=FIFO_vif.full;
                rsp seq item.empty=FIFO vif.empty;
                rsp_seq_item.wr ack=FIFO vif.wr ack;
                rsp_seq_item.almostfull=FIFO_vif.almostfull;
                rsp seq item.almostempty=FIFO vif.almostempty;
                rsp seg item.overflow=FIFO vif.overflow;
                rsp seq item.underflow=FIFO vif.underflow;
                rsp seg item.data out=FIFO vif.data out;
                mon_ap.write(rsp_seq_item);
                `uvm info("run phase", rsp seg item.convert2string(), UVM HIGH)
```

endtask : run\_phase

endclass : FIFO\_monitor
endpackage : FIFO\_monitor\_pkg

```
package FIFO_coverage_pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    import FIFO_sequence_item_pkg::*;
    class FIFO_coverage extends uvm_component;
        // Provide implementations of virtual methods such as get_type_name and
create
        `uvm_component_utils(FIFO_coverage)
        uvm_analysis_export #(FIFO_seq_item) cov_export;
        uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
        FIFO seq item seq item cov;
        covergroup CovGp ();
            wr_full: cross seq_item_cov.wr_en, seq_item_cov.full;
            wr rd almostfull: cross seq item cov.wr en, seq item cov.rd en,
seq_item_cov.almostfull;
            wr_rd_empty: cross seq_item_cov.wr_en, seq_item_cov.rd_en,
seq_item_cov.empty;
            wr_rd_almostempty: cross seq_item_cov.wr_en, seq_item_cov.rd_en,
seq_item_cov.almostempty;
            wr_rd_overflow: cross seq_item_cov.wr_en, seq_item_cov.rd_en,
seq item cov.overflow;
            wr rd underflow: cross seq item cov.wr en, seq item cov.rd en,
seq_item_cov.underflow;
            wr_rd_wr_ack: cross seq_item_cov.wr_en, seq_item_cov.rd_en,
seq_item_cov.wr_ack;
         endgroup : CovGp
        // Constructor
        function new(string name = "FIFO coverage", uvm component parent=null);
            super.new(name, parent);
            CovGp=new();
        endfunction : new
        function void build phase(uvm_phase phase);
            super.build_phase(phase);
            cov export=new("cov export",this);
            cov fifo=new("cov fifo",this);
        endfunction : build_phase
        function void connect_phase(uvm_phase phase);
            super.connect phase(phase);
            cov_export.connect(cov fifo.analysis export);
```

```
endfunction : connect_phase

task run_phase(uvm_phase phase);
    super.run_phase(phase);
    forever begin
        cov_fifo.get(seq_item_cov);
        CovGp.sample();
    end
    endtask : run_phase

endclass : FIFO_coverage
endpackage : FIFO_coverage_pkg
```

```
package FIFO driver pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    import FIFO sequence item pkg::*;
    class FIFO_driver extends uvm_driver #(FIFO_seq_item);
        // Provide implementations of virtual methods such as get_type_name and
create
        `uvm_component_utils(FIFO_driver)
        virtual FIFO_inter FIFO_vif;
        FIFO_seq_item stim_seq_item;
        // Constructor
        function new(string name = "FIFO_driver", uvm_component parent=null);
            super.new(name, parent);
        endfunction : new
        task run_phase(uvm_phase phase);
            super.run phase(phase);
            forever begin
                stim_seq_item=FIFO_seq_item::type_id::create("stim_seq_item");
                seq_item_port.get_next_item(stim_seq_item);
                FIFO vif.rd en=stim seg item.rd en;
                FIFO vif.wr en=stim seq item.wr en;
                FIFO_vif.rst_n=stim_seq_item.rst_n;
                FIFO_vif.data_in=stim_seq_item.data_in;
                @(negedge FIFO vif.clk);
                seq item port.item done();
                `uvm_info("run_phase", stim_seq_item.convert2string(),
UVM_HIGH)
        endtask : run_phase
    endclass : FIFO driver
endpackage : FIFO driver pkg
```

```
package FIFO_agent_pkg;
    import uvm pkg::*;
    `include "uvm_macros.svh"
    import FIFO driver pkg::*;
    import FIFO_monitor_pkg::*;
    import FIFO_sequencer_pkg::*;
    import FIFO config pkg::*;
    import FIFO_sequence_item_pkg::*;
    class FIFO_agent extends uvm agent;
        // Provide implementations of virtual methods such as get_type_name and
create
        `uvm component utils(FIFO agent)
        FIFO sequencer sqr;
        FIF0_driver drv;
        FIFO monitor mon;
        FIF0_config FIF0_cfg;
        uvm_analysis_port #(FIFO_seq_item) agt_ap;
        // Constructor
        function new(string name = "FIFO_agent", uvm_component parent=null);
            super.new(name, parent);
        endfunction : new
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            if (!uvm config db#(FIFO config)::get(this, "", "CFG", FIFO cfg))
begin
                `uvm_fatal("build_phase", "agent- unable to get the db block");
            end
            sqr=FIF0_sequencer::type_id::create("sqr",this);
            drv=FIF0_driver::type_id::create("drv",this);
            mon=FIF0_monitor::type_id::create("mon",this);
            agt_ap=new("agt_ap",this);
        endfunction : build phase
        function void connect phase(uvm phase phase);
            super.connect phase(phase);
            drv.FIF0_vif=FIF0_cfg.FIF0_vif;
            mon.FIFO_vif=FIFO_cfg.FIFO_vif;
            drv.seq_item_port.connect(sqr.seq_item_export);
            mon.mon ap.connect(agt ap);
        endfunction : connect phase
```

endclass : FIFO\_agent

endpackage : FIFO\_agent\_pkg

```
package FIFO scoreboard pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    import FIFO_sequence_item_pkg::*;
    class FIFO scoreboard extends uvm scoreboard;
        // Provide implementations of virtual methods such as get_type_name and
create
        `uvm_component_utils(FIFO_scoreboard)
        uvm_analysis_export #(FIFO_seq_item) sb_export;
        uvm tlm analysis fifo #(FIFO seg item) sb fifo;
        FIFO_seq_item_seq_item_sb;
        static logic [15:0] data_out_ex;
        int error_count=0;
        int correct_count=0;
        parameter FIFO_WIDTH = 16;
        parameter FIFO_DEPTH = 8;
        localparam max_fifo_addr = $clog2(FIFO_DEPTH);
        logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
        logic [max fifo addr-1:0] wr count, rd count;
        logic [max_fifo_addr:0] count;
        // Constructor
        function new(string name = "FIFO_scoreboard", uvm_component
parent=null);
            super.new(name, parent);
        endfunction : new
        function void build phase(uvm phase phase);
            super.build_phase(phase);
            sb export=new("sb export",this);
            sb_fifo=new("sb_fifo",this);
        endfunction : build_phase
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            sb_export.connect(sb fifo.analysis export);
```

```
endfunction : connect_phase
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                sb_fifo.get(seq_item_sb);
                ref_model(seq_item_sb);
                if (seq_item_sb.data_out != data_out_ex) begin //compare
between the design and the golden model
                    `uvm_error("run_phase", "Comparsion failed")
                    error_count++;
                end
                else begin
                    correct_count++;
                end
            end
        endtask : run_phase
        function void report phase(uvm phase phase);
            super.report_phase(phase);
            `uvm_info("report_phase", $sformatf("correct :%0d",
correct count),UVM MEDIUM);
            `uvm_info("report_phase", $sformatf("Error :%0d",
error_count),UVM_MEDIUM);
        endfunction : report_phase
        task ref_model(FIFO_seq_item_seq_item_sb);
            if (!seq_item_sb.rst_n) begin    //the rst_n doesn't reset the
                wr_count=0;
                rd_count=0;
                count=0;
            end
            else if (seq item sb.wr en && seq item sb.rd en) begin
                if (count==0) begin
                    mem[wr count]=seq item sb.data in;
                    wr_count++;
                    count++;
                end
                else if (count==FIFO_DEPTH) begin
                    data_out_ex=mem[rd_count];
                    rd_count++;
                    count--;
                end
                else begin
```

```
data_out_ex=mem[rd_count]; //read first because if wr was
first and "wr_count++"= "rd_count" "data_out_ex" will take the new value
                    rd_count++;
                    mem[wr_count]=seq_item_sb.data_in;
                    wr_count++;
                end
            end
            else begin
                if (seq_item_sb.wr_en && (count!=FIFO_DEPTH)) begin
                    mem[wr_count]=seq_item_sb.data_in;
                    wr_count++;
                    count++;
                end
                else if (seq_item_sb.rd_en && (count!=0)) begin
                    data_out_ex=mem[rd_count];
                    rd_count++;
                    count--;
                end
            end
        endtask : ref_model
    endclass : FIFO_scoreboard
endpackage : FIFO_scoreboard_pkg
```

```
package FIFO_env_pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    import FIFO agent pkg::*;
    import FIFO_scoreboard_pkg::*;
    import FIFO_coverage_pkg::*;
    class FIFO_env extends uvm_env;
        // Provide implementations of virtual methods such as get_type_name and
create
        `uvm_component_utils(FIFO_env)
        FIFO_agent agt;
        FIFO scoreboard sb;
        FIFO_coverage cov;
        // Constructor
        function new(string name = "FIFO_env", uvm_component parent=null);
            super.new(name, parent);
        endfunction : new
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            agt= FIFO agent::type id::create("agt",this);
            sb=FIFO_scoreboard::type_id::create("sb",this);
            cov=FIFO_coverage::type_id::create("cov",this);
        endfunction : build phase
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            agt.agt ap.connect(sb.sb export);
            agt.agt_ap.connect(cov.cov_export);
        endfunction : connect_phase
    endclass : FIFO env
endpackage : FIFO env pkg
```

```
package FIFO test pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    import FIFO config pkg::*;
    import FIFO_main_sequence_pkg::*;
    import FIFO_rst_sequence_pkg::*;
    import FIFO_env_pkg::*;
    class FIFO test extends uvm test;
        // Provide implementations of virtual methods such as get_type_name and
create
        `uvm component utils(FIFO test)
        virtual FIFO inter FIFO vif;
        FIF0_config FIF0_cfg;
        FIFO env env;
        FIFO_rst_sequence reset_seq;
        FIFO_main_sequence main_seq;
        // Constructor
        function new(string name = "FIFO_test", uvm_component parent=null);
            super.new(name, parent);
        endfunction : new
        // Build phase
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            FIFO cfg=FIFO config::type id::create("FIFO cfg");
            env=FIF0_env::type_id::create("env", this);
            reset_seq=FIF0_rst_sequence::type_id::create("reset_seq");
            main seq=FIFO main sequence::type id::create("main seq");
            if (!uvm_config_db#(virtual FIFO_inter)::get(this, "", "FIFO_IF",
FIFO_cfg.FIFO_vif)) begin
                `uvm_fatal("build_phase", "TEST- unable to get the virtual
interface");
            uvm_config_db#(FIFO_config)::set(this, "*", "CFG", FIFO_cfg);
        endfunction : build phase
        // Run phase
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            phase.raise objection(this);
```

```
`uvm_info("run_phase", "Reset asserted", UVM_LOW)
    reset_seq.start(env.agt.sqr);
    `uvm_info("run_phase", "Reset deasserted", UVM_LOW)

    `uvm_info("run_phase", "main begin", UVM_LOW)
    main_seq.start(env.agt.sqr);
    `uvm_info("run_phase", "main end", UVM_LOW)
    phase.drop_objection(this);
    endtask : run_phase

endclass : FIFO_test
endpackage : FIFO_test_pkg
```

### 9) TOP\_module

```
import FIFO test pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
module FIFO_top ();
    bit clk;
    initial begin
        clk=0;
        forever
        #1 clk=~clk;
    end
    FIFO_inter inter (clk);
    FIFO DUT (
                     (clk),
        .clk
        .rd_en
                     (inter.rd_en),
                     (inter.wr_en),
        .wr_en
                     (inter.rst_n),
        .rst_n
                     (inter.data in),
        .data in
        .full
                     (inter.full),
                     (inter.empty),
        .empty
                    (inter.wr ack),
        .wr ack
        .data_out
                     (inter.data_out),
        .overflow
                    (inter.overflow),
        .underflow (inter.underflow),
        .almostfull (inter.almostfull),
        .almostempty(inter.almostempty)
        );
    bind FIFO FIFO_SVA SVA (
        .clk
                     (clk),
                     (inter.rd en),
        .rd en
        .wr_en
                     (inter.wr_en),
                     (inter.rst_n),
        .rst_n
                     (inter.data_in),
        .data_in
        .full
                     (inter.full),
                     (inter.empty),
        .empty
        .wr_ack
                    (inter.wr_ack),
                    (inter.data out),
        .data out
        .overflow
                     (inter.overflow),
        .underflow (inter.underflow),
        .almostfull (inter.almostfull),
```

```
.almostempty(inter.almostempty)
);
initial begin
    uvm_config_db#(virtual
FIFO_inter)::set(null,"uvm_test_top","FIFO_IF",inter);
    run_test("FIFO_test");
end
endmodule : FIFO_top
```

### 10) Do file


```
vlib work
vlog -f src_files.list +cover -covercells
vsim -voptargs=+acc work.FIFO_top -classdebug -uvmcontrol=all -cover
add wave -position insertpoint sim:/FIFO_top/inter/*
coverage save FIFO_top.ucdb -onexit
run -all
```

### 11) Src\_list File


```
FIFO.v
FIFO_SVA.sv
FIFO_config_pkg.sv
FIFO_sequence_item_pkg.sv
FIFO_inter.sv
FIFO_main_sequence_pkg.sv
FIFO_rst_sequence_pkg.sv
FIFO_sequencer_pkg.sv
FIFO_monitor_pkg.sv
FIFO_coverage_pkg.sv
FIFO_driver_pkg.sv
FIFO_agent_pkg.sv
FIFO_scoreboard_pkg.sv
FIFO_env_pkg.sv
FIFO_test_pkg.sv
FIFO top.sv
```


### 12) Waveform

Wave × ▲ Assertions × ▲ Cover Directives × ⑤ Analysis × ☐ uvm\_root.svh ×



∢ >





#### Labels:

 FIFO\_1
 0ms -> 2ms

 FIFO\_2
 2ms -> 22ms

 FIFO\_3
 22ms -> 42ms

 FIFO\_4
 42ms -> 62ms

 FIFO\_5
 62ms -> stop

### 13) Transcript

# 14) Coverage report

# Assertions coverage

Assertion Coverage:					
Assertions		21	21	0	100.00%
Name	File(Line)		Fai	 lure	Pass
	. ===(===)		Cou		Count
	' 			 	
/FIFO_top/DUT/SVA/as:	sert assert ro	d ptr fu]	1		
	FIFO_SVA.sv(17			0	1
/FIFO_top/DUT/SVA/as:	sertassert_r	d_ptr_not	_full_max		
	FIFO_SVA.sv(16			0	1
/FIFO_top/DUT/SVA/as:	sertassert_ro	d_ptr_not	_full		
	FIFO_SVA.sv(16	54)		0	1
/FIFO_top/DUT/SVA/as:	sertassert_wr	r_ptr_fu]	1		
	FIFO_SVA.sv(16	51)		0	1
/FIFO_top/DUT/SVA/as	sertassert_wr	r_ptr_not	_full_max		
	FIFO_SVA.sv(15	58)		0	1
/FIFO_top/DUT/SVA/as	sertassert_wr	r_ptr_not	_full		
	FIFO_SVA.sv(15	55)		0	1
/FIFO_top/DUT/SVA/as			_max		
	FIFO_SVA.sv(15			0	1
/FIFO_top/DUT/SVA/as			_not_max		
	FIFO_SVA.sv(14			0	1
/FIFO_top/DUT/SVA/as			e_max		
	FIFO_SVA.sv(14			0	1
/FIFO_top/DUT/SVA/as			e_not_max		
· · · · · · · · · · · · · · · · · · ·	FIFO_SVA.sv(14			0	1
/FIFO_top/DUT/SVA/as				•	
/FTFO 1 / /DUT /CVA /	FIFO_SVA.sv(14			0	1
/FIFO_top/DUT/SVA/as				0	1
/FTFO +on/DUT/SVA/oc	FIFO_SVA.sv(13		M 5.)	0	1
/FIFO_top/DUT/SVA/as	sertassert_ct FIFO_SVA.sv(13		llid X	0	1
/FIFO_top/DUT/SVA/as:				Ø	_
/1 11 0_cop/ 001/ 3VA/ as.	FIFO_SVA.sv(13			0	1
/FIFO_top/DUT/SVA/as:					
11 11 0_cop/ 001/ 3VA/ d3.	FIFO_SVA.sv(12			0	1
/FIFO_top/DUT/SVA/as:					
,,,,,,,,,	FIFO_SVA.sv(12			0	1
/FIFO_top/DUT/SVA/as:	<u> </u>				
	FIFO_SVA.sv(5	5)		0	1
/FIFO_top/DUT/SVA/as:					

FIFO_SVA.sv(59)	0	1	
/FIFO_top/DUT/SVA/assert_empty			
FIFO_SVA.sv(63)	0	1	
/FIFO_top/DUT/SVA/assert_almostempty			
FIFO_SVA.sv(67)	0	1	
/FIFO_top/DUT/SVA/assert_reset			
FIFO_SVA.sv(71)	0	1	

#### Directive coverage

```
DIRECTIVE COVERAGE:
                                        Design Design Lang
Name
File(Line) Hits Status
                                        Unit UnitType
/FIFO_top/DUT/SVA/cover__assert_rd_ptr_full
                                        FIFO SVA
Verilog SVA FIFO SVA.sv(171) 209 Covered
/FIFO_top/DUT/SVA/cover__assert_rd_ptr_not_full_max
                                        FIFO SVA
Verilog SVA FIFO_SVA.sv(168) 167 Covered
/FIFO_top/DUT/SVA/cover__assert_rd_ptr_not_full
                                        FIFO SVA
Verilog SVA FIFO_SVA.sv(165)2342 Covered
/FIFO_top/DUT/SVA/cover__assert_wr_ptr_full
                                        FIFO SVA
Verilog SVA FIFO_SVA.sv(162)1641 Covered
/FIFO_top/DUT/SVA/cover__assert_wr_ptr_not_full max
                                        FIFO SVA
Verilog SVA FIFO SVA.sv(159) 407 Covered
/FIFO_top/DUT/SVA/cover__assert_wr_ptr_not_full
                                        FIFO SVA
Verilog SVA FIFO SVA.sv(156)4350 Covered
/FIFO_top/DUT/SVA/cover__assert_count_read_max
                                        FIFO SVA
Verilog SVA FIFO_SVA.sv(153) 50 Covered
/FIFO_top/DUT/SVA/cover__assert_count_read_not_max
                                        FIFO SVA
Verilog SVA FIFO_SVA.sv(150) 713 Covered
/FIFO_top/DUT/SVA/cover__assert_count_write_max
```

```
FIFO SVA
Verilog SVA FIFO SVA.sv(147)1139 Covered
/FIFO_top/DUT/SVA/cover__assert_count_write_not_max
Verilog SVA FIFO_SVA.sv(144)3304 Covered
/FIFO_top/DUT/SVA/cover__assert_count_ZERO
                                        FIFO SVA
Verilog SVA FIFO_SVA.sv(141) 159 Covered
/FIFO_top/DUT/SVA/cover__assert_count_max
                                        FIFO_SVA
Verilog SVA FIFO_SVA.sv(138) 502 Covered
/FIFO_top/DUT/SVA/cover__assert_count_not_max
                                        FIFO SVA
Verilog SVA FIFO SVA.sv(135)1294 Covered
/FIFO_top/DUT/SVA/cover__assert_wr_ack FIFO_SVA
Verilog SVA FIFO_SVA.sv(132)4757 Covered
/FIFO_top/DUT/SVA/cover__assert_underflow
                                        FIFO SVA
Verilog SVA FIFO SVA.sv(129) 209 Covered
/FIFO_top/DUT/SVA/cover__assert_overflow FIFO_SVA
Verilog SVA FIFO_SVA.sv(126)1641 Covered
/FIFO top/DUT/SVA/full c
                                        FIFO SVA
Verilog SVA FIFO_SVA.sv(56) 856 Covered
/FIFO_top/DUT/SVA/almostfull_c
                                       FIFO_SVA Verilog SVA FIFO SVA.sv(60)
1521 Covered
/FIFO top/DUT/SVA/empty c
                                        FIFO SVA Verilog SVA FIFO SVA.sv(64)
1027 Covered
/FIFO_top/DUT/SVA/almostempty_c
                                        FIFO SVA
Verilog SVA FIFO_SVA.sv(68) 806 Covered
/FIFO_top/DUT/SVA/reset_c
                                        FIFO_SVA
Verilog SVA FIFO_SVA.sv(72) 468 Covered
TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 21
```

### Branch coverage

D L. C.					
Branch Covera Enabled C	overage	Bins	Hits	Misses	Coverage
Branches		28	28		100.00%
========	=========	====Branch De	tails====		
Branch Covera	ge for instance	e /FIFO_top/DL	JΤ		
Line	Item		Count	Source	
File FIFO.v					
		IF Br	anch		
			10400	Carrat	
25 25	1		10499 970		coming in to IF (!rst_n) begin
23	-		270	Τ.	(:13c_ii) begiii
28	1		5003	els	se if (wr_en && count
< FIFO_DEPTH)	begin				
33	1		4526	els	o hogin
33	1		4320	612	e negiu
Branch totals	: 3 hits of 3 l	oranches = 100	0.00%		
		IF Br	anch		
35			4526	Count	coming in to IF
35	1		1721		if (full &&
wr_en) //was	"&" correction	n is "&&"			
37	1		2805		else
Branch totals	: 2 hits of 2 l	oranches = 100	0.00%		
		TE D	an ch		
		IF Br	'ancn		
43			8388	Count	coming in to IF
43	1		952		(!rst_n) begin
46	4		2626	-1-	- if (nd on 00
46 != 0) begin	1		2636	els	se if (rd_en && count
- 0) DCB±11					
				-	

50 begin is sequential		4800 else emove underflow from assert statements because it his else statement
Branch totals:	3 hits of 3 bran	iches = 100.00%
		IF Branch
 51		4800 Count coming in to IF
51 begin	1	219 if (empty && rd_en)
54	1	4581 else begin
Branch totals:	2 hits of 2 brar	nches = 100.00%
		IF Branch
61		9257 Count coming in to IF
61	1	960 if (!rst_n) begin
64	1	8297 else begin
Branch totals:	2 hits of 2 bran	iches = 100.00%
		IF Branch
- <i>-</i> 66		8297 Count coming in to IF
66	1	1777 if (({wr_en, rd_en}
== 2'b11)) beg	111	
74	1	6520 else begin
Branch totals:	2 hits of 2 brar	nches = 100.00%
		IF Branch
67		1777 Count coming in to IF
67 begin	1	169 if (count==0)
70	1	523 else if
(count==FIFO_D		
		1085 All False Count

```
Branch totals: 3 hits of 3 branches = 100.00%
           -----IF Branch-----
   75
                                   6520
                                          Count coming in to IF
   75
                                   3478
                                                   if ( (wr_en ==
               1
1) && !full)
                                    757
                                            else if (
(rd_en == 1) && !empty)
                                   2285 All False Count
Branch totals: 3 hits of 3 branches = 100.00%
                 -----IF Branch-----
   83
                                         Count coming in to IF
                                   5377
                                    856 assign full = (count ==
   83
FIFO DEPTH)? 1 : 0;
   83 2
                                  4521 assign full = (count ==
FIFO DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%
              -------
   84
                                   5377 Count coming in to IF
                                    assign empty = (count ==
   84
0)? 1 : 0;
                                   4836 assign empty = (count ==
                2
   84
0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%
           -----IF Branch-----
   85
                                   5377 Count coming in to IF
   85
                                   1102 assign almostfull = (count
== FIFO_DEPTH-1)? 1 : 0; //was "FIFO_DEPTH-2" correction "FIFO_DEPTH-1" only
                                   4275 assign almostfull = (count
   85
               2
== FIFO_DEPTH-1)? 1 : 0; //was "FIFO_DEPTH-2" correction "FIFO_DEPTH-1" only
```

```
Branch totals: 2 hits of 2 branches = 100.00%

-------IF Branch-----
86 5377 Count coming in to IF
86 1 624 assign almostempty =
(count == 1)? 1 : 0;

86 2 4753 assign almostempty =
(count == 1)? 1 : 0;

Branch totals: 2 hits of 2 branches = 100.00%
```

#### Condition coverage

```
Condition Coverage:
    Enabled Coverage
                                    Bins Covered Misses Coverage
                                      20 20 0 100.00%
    Conditions
=======Condition
Condition Coverage for instance /FIFO_top/DUT --
 File FIFO.v
 ------Focused Condition View------
Line 28 Item 1 (wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%
   Input Term Covered Reason for no coverage Hint
       wr_en
  (count < 8)
    Rows: Hits FEC Target Non-masking condition(s)

      Row
      1:
      1 wr_en_0
      -

      Row
      2:
      1 wr_en_1
      (count

      Row
      3:
      1 (count < 8)_0</td>
      wr_en

      Row
      4:
      1 (count < 8)_1</td>
      wr_en

                                                (count < 8)
 -----Focused Condition View-----
Line 35 Item 1 (full && wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
      full Y
wr_en Y
   Rows: Hits FEC Target Non-masking condition(s)

      Row
      1:
      1 full_0

      Row
      2:
      1 full_1

      Row
      3:
      1 wr_en_0

      Row
      4:
      1 wr_en_1

                                            wr_en
  Row 2:
Row 3:
                                                 full
                                                  full
```

```
-----Focused Condition View------
Line 46 Item 1 (rd en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%
   Input Term Covered Reason for no coverage Hint
   rd_en Y
  (count != 0) Y
     Rows: Hits FEC Target Non-masking condition(s)

      Row
      1:
      1 rd_en_0
      -

      Row
      2:
      1 rd_en_1
      (count != 0)

      Row
      3:
      1 (count != 0)_0
      rd_en

      Row
      4:
      1 (count != 0)_1
      rd_en

  -----Focused Condition View------
Line 51 Item 1 (empty && rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
     empty Y
rd_en Y
   Rows: Hits FEC Target Non-masking condition(s)

      Row
      1:
      1 empty_0
      -

      Row
      2:
      1 empty_1
      rd_en

      Row
      3:
      1 rd_en_0
      empty

      Row
      4:
      1 rd_en_1
      empty

 -----Focused Condition View-----
Line 66 Item 1 (rd_en & wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
      rd_en Y
     wr_en Y
   Rows: Hits FEC Target Non-masking condition(s)

      Row 1:
      1 rd_en_0 wr_en

      Row 2:
      1 rd_en_1 wr_en
```

```
rd_en
 Row 3: 1 wr_en_0
 Row 4: 1 wr_en_1 rd_en
------Focused Condition View------
Line 67 Item 1 (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 (count == 0) Y
    Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 (count == 0)_0 -
Row 2: 1 (count == 0)_1 -
 -----Focused Condition View-----
Line 70 Item 1 (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 (count == 8) Y
 Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 (count == 8)_0
Row 2: 1 (count == 8)_1
 -----Focused Condition View-----
Line 75 Item 1 (wr_en && ~full)
Condition totals: 2 of 2 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
    wr_en Y
full Y
  Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 wr_en_0

      Row
      2:
      1 wr_en_1

      Row
      3:
      1 full_0

      Row
      4:
      1 full_1

                                       ~full
                                      wr_en
                                       wr_en
```

```
-----Focused Condition View------
Line 77 Item 1 (rd en && ~empty)
Condition totals: 2 of 2 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
     rd_en Y
empty Y
   Rows: Hits FEC Target Non-masking condition(s)

      Row
      1:
      1 rd_en_0
      -

      Row
      2:
      1 rd_en_1
      ~empty

      Row
      3:
      1 empty_0
      rd_en

      Row
      4:
      1 empty_1
      rd_en

                                          ~empty
 ------Focused Condition View------
Line 83 Item 1 (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 (count == 8) Y
 Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 (count == 8)_0
Row 2: 1 (count == 8)_1
 -----Focused Condition View-----
<u>Line</u> <u>84 Item 1 (count == 0)</u>
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
  (count == 0) Y
    Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 (count == 0)_0 -
Row 2: 1 (count == 0)_1 -
  -----Focused Condition View----
Line 85 Item 1 (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%
```

#### Statement coverage

```
Statement Coverage:
   Enabled Coverage
                              Bins
                                       Hits Misses Coverage
                                               0 100.00%
   Statements
                                24
                                        24
=======Statement
Statement Coverage for instance /FIFO_top/DUT --
   Line
              Item
                                      Count
                                              Source
 File FIFO.v
                                               module FIFO(data_in,
wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack,
overflow, underflow, data_out);
   9
                                               parameter FIFO_WIDTH = 16;
   10
                                               parameter FIFO_DEPTH = 8;
   11
                                               input [FIFO_WIDTH-1:0]
data_in;
   12
                                               input clk, rst_n, wr_en,
rd_en;
                                               output reg [FIFO_WIDTH-
   13
1:0] data_out;
   14
                                               output reg wr_ack,
overflow, underflow;
   15
                                               output full, empty,
almostfull, almostempty;
   16
                                               localparam max_fifo_addr =
   17
$clog2(FIFO_DEPTH);
   18
```

```
19
                                                reg [FIFO_WIDTH-1:0] mem
[FIFO_DEPTH-1:0];
   20
                                                reg [max_fifo_addr-1:0]
   21
wr_ptr, rd_ptr;
                                                reg [max_fifo_addr:0]
   22
count;
   23
   24
                                       10499 always @(posedge clk or
negedge rst_n) begin
   25
                                                   if (!rst_n) begin
   26
                                         970
                                                     wr_ptr <= 0;
          1
                                                   end
   27
   28
                                                   else if (wr_en && count
< FIFO_DEPTH) begin</pre>
   29
                                        5003
                                                 mem[wr_ptr] <=</pre>
data_in;
   30
                  1
                                        5003
                                                  wr_ack <= 1;
   31
                  1
                                        5003
                                                     wr_ptr <= wr_ptr +
1;
   32
                                                   end
   33
                                                   else begin
   34
                                        4526
                                                     wr_ack <= 0;
          1
                                                      if (full &&
   35
wr_en) //was "&" correction is "&&"
   36
                                        1721
                                                  overflow <= 1;
                                                       else
```

```
1
                                         2805
                                                  overflow <= 0;
    38
    39
                                                    end
   40
                                                 end
   41
   42
                                                 always @(posedge clk or
                                         8388
negedge rst_n) begin
   43
                                                    if (!rst_n) begin
   44
                  1
                                          952
                                                    rd_ptr <= 0;
   45
                                                    end
                                                    else if (rd_en && count
   46
!= 0) begin
   47
                                         2636
                                                        data_out <=
mem[rd_ptr];
   48
                  1
                                         2636
                                                       rd_ptr <= rd_ptr +
1;
   49
                                                    end
   50
                                                    else
begin
                        //remove underflow from assert statements because it
is sequential output and add this else statement
                                                        if (empty && rd_en)
   51
begin
                                                           underflow <= 1;
   52
                                          219
   53
                                                        end
   54
                                                        else begin
    55
                  1
                                         4581
                                                           underflow <= 0;
    56
                                                        end
```

```
57
                                                       end
    58
                                                    end
    59
    60
                                           9257
                                                    always @(posedge clk or
negedge rst_n) begin
    61
                                                       if (!rst_n) begin
    62
                   1
                                            960
                                                           count <= 0;
    63
                                                       end
    64
                                                       else begin
    65
                                                       //added this statement
to cover all cases ex: if wr_en and rd_en both equal to 1 and the fifo is
empty the code will do neither this "(({wr_en, rd_en} == 2'b10) && !full)" nor
this "(({wr_en, rd_en} == 2'b01) && !empty)" however we can write in fifo and
increase the counter normally
    66
                                                           if (({wr_en, rd_en}
== 2'b11)) begin
    67
                                                               if (count==0)
begin
                                            169
    68
                   1
                                                                   count<=coun
t+1;
    69
                                                               end
    70
                                                               else if
(count==FIFO_DEPTH) begin
    71
                   1
                                            523
                                                                   count<=coun
t-1;
    72
                                                               end
    73
                                                           end
```

```
74
                                                        else begin
   75
                                                            if ( (wr_en ==
1) && !full)
                                         3478
   76
                 1
                                                               count <=
count + 1;
                                                            else if (
   77
(rd_en == 1) && !empty)
                  1
                                          757
   78
                                                     count <=
count - 1;
   79
                                                        end
   80
                                                    end
   81
                                                 end
   82
   83
                                         5378
                                                assign full = (count ==
FIFO_DEPTH)? 1 : 0;
                                                 assign empty = (count ==
   84
                                         5378
0)? 1 : 0;
                                                 assign almostfull = (count
                                         5378
== FIFO_DEPTH-1)? 1 : 0; //was "FIFO_DEPTH-2" correction "FIFO_DEPTH-1" only
                                         5378
                                                 assign almostempty =
(count == 1)? 1 : 0;
```

# Toggle coverage

Toggle Cover							
Enabled	Coverage		Bins	Hits 	Misses	Coverage	e -
Toggles			106	106	0	100.009	%
=======	=======	======	=Toggle D	etails=====	======	======	=======
Toggle Cover	age for inst	ance /F	IFO_top/D	UT			
>1H "Covera	ge"			Node	1H-	>0L	0L-
			a	 lmostempty		1	1
100.00							
100.00				almostfull		1	1
100.00				clk		1	1
0]	1	1	100.00	count[3-			
15]	1	1	100.00	a_in[0-			
0]	1	1	data 100.00	_out[15-			
100.00				empty		1	1
100.00				full		1	1
100.00				overflow		1	1
100.00				rd_en		1	1
				d_ptr[2-			
0]	1	1	100.00	rst_n		1	1
100.00				underflow		1	1
100.00				wr_ack		1	1
100.00				wr_en		1	1
100.00				wi_eii			1

# Function coverage

Covergro	oup Coverage:								
Cove	ergroups	1	n	a	na	10	0.00%		
	Coverpoints/Crosses	27	n.	a	na		na		
	Covergroup Bins	92	9:	2	0	10	0.00%		
Covergro					Metr	ic	(	Goal	
Bins	Status								
TYPE									
	overage_pkg/FIFO_coverage/	CovGp		100.	00%		100		_
Covered									
cove	ered/total								
bins:			92		92				
	sing/total								
bins:			0		92				
%									
Hit:				100.	99%		100		_
1110.				100.	00/0		100		
Cove	erpoint								
	em_cov.wr_en0#	1	00.00%		100				Covered
	covered/total								
bins:		2		2					
la di sa sa s	missing/total	0		2					
bins:		0		2					
	%								
Hit:	70		100	.00%		100			-
	bin								
auto[0]			29	47		1			Cove
red									
	bin								
auto[1]			70	84		1			Cove
red									

	erpoint em_cov.rd_en1#	100.0	ð0%	100		-	Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2				
Hit:	%		100.00%		100		-
auto[0] red	bin		7030		1		- Cove
auto[1]	bin		3001		1		- Cove
Cov	erpoint em_cov.wr_ack2#	100.6	a 0%	100			Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2				
Hit:	%		100.00%		100		-
auto[0] red	bin		4767		1		- Cove
auto[1]	bin		5263		1		- Cove
Cov	erpoint em_cov.wr_en3#	100.0	<b>00</b> %	100			Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2				

	%							
Hit:			100.00%		100			
	bin							
auto[0]	52.11		2947		1		C	Cove
red								
2u+2[1]	bin		7004		1		,	2010
auto[1] red			7084		1		(	Cove
	erpoint							
#seq_it	em_cov.rd_en4#	100.6	90%	100			Cove	ered
	covered/total							
bins:		2	2					
	missing/total							
bins:		0	2					
	%							
Hit:	λ.		100.00%		100			
auto[0]	bin		7030		1		C	Cove
red								
	bin							
auto[1] red			3001		1		(	Cove
	erpoint							
#seq_ite	em_cov.underflow5#	100.6	90%	100			Cove	ered
	covered/total							
bins:	cover ear total	2	2					
bins:	missing/total	0	2					
5±115:		J	_					
	%							
Hit:			100.00%		100			
	bin							
auto[0]			9731		1		C	Cove
red	bin							
auto[1]	- O ± 11 -		299		1		C	Cove
red								

	erpoint em_cov.wr_en6#	100.6	00%	100		-	Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2				
Hit:	%		100.00%		100		-
auto[0] red	bin		2947		1		Cove
auto[1]	bin		7084		1		Cove
Cov	erpoint		0 /				
#seq_it	em_cov.rd_en7#	100.6	<del>0</del> 0%	100			Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2				
Hit:	%		100.00%		100		-
auto[0] red	bin		7030		1		Cove
auto[1]	bin		3001		1		Cove
Cov	erpoint em_cov.overflow8#	100.6	90%	100			Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2		-		

Hit:	%		100.00%		100		-
auto[0] red	bin		7492		1		Cove
auto[1] red	bin		2530		1		Cove
	erpoint em_cov.wr_en9#	100.6	90%	100		(	Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2				
Hit:	%		100.00%		100		
auto[0] red	bin		2947		1		Cove
auto[1] red	bin		7084		1		Cove
	erpoint em_cov.rd_en10#	100.6	<b>30%</b>	100		(	Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2				
Hit:	%		100.00%		100		-
auto[0] red	bin		7030		1		Cove
auto[1] red	bin		3001		1	-	Cove

	erpoint						
#seq_it	em_cov.almostempty11#	100.	<b>20%</b>	100			Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2				
Hit:	%		100.00%		100		-
auto[0] red	bin		9027		1		Cove
auto[1] red	bin		1004		1		Cove
	erpoint em_cov.wr_en12#	100.	20%	100			Covered
#3E4_1C	covered/total	100.	50%	100			Covered
bins:	2010: 54, 2004	2	2				
bins:	missing/total	0	2				
Hit:	%		100.00%		100		-
auto[0] red	bin		2947		1		Cove
auto[1] red	bin		7084		1		Cove
	erpoint em_cov.rd_en13#	100.	a 0%	100			Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2		-		

Hit:	%		100.00%		100		-
auto[0] red	bin		7030		1		Cove
auto[1] red	bin		3001		1		Cove
	erpoint em_cov.empty14#	100.0	90%	100		(	Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2				
Hit:	%		100.00%		100		-
auto[0] red	bin		9222		1		Cove
auto[1] red	bin		809		1		Cove
	erpoint em_cov.wr_en15#	100.6	30%	100		(	Covered
bins:	covered/total	2	2				
bins:	missing/total	0	2				
Hit:	%		100.00%		100		-
auto[0] red	bin		2947		1		Cove
auto[1]	bin		7084		1	-	Cove

Cov	erpoint						
#seq_it	em_cov.rd_en16#	100.	00%	100			Covered
la di sa a s	covered/total	2	2				
bins:		2	2				
	missing/total						
bins:	3, 22.23	0	2				
	%						
Hit:			100.00%		100		-
	bin						
auto[0]	DIN		7030		1		Cove
red			7030		-		COVE
. 53.	bin						
auto[1]			3001		1		Cove
red							
	erpoint						
#seq_it	em_cov.almostfull17#	100.	00%	100			Covered
	covered/total						
bins:	covered/total	2	2				
51115.		-	-				
	missing/total						
bins:		0	2				
	%		100 00%		400		
Hit:			100.00%		100		-
	bin						
auto[0]			8106		1		Cove
red							
	bin						
auto[1]			1925		1		Cove
red							
	erpoint	100.	20%	100			Covered
#Seq_10	em_cov.wr_en18#	100.	00/0	TOO			covered
	covered/total						
bins:		2	2				
	missing/total						
bins:		0	2				

Hit:	%		100.00%		100		_	
auto[0]	bin		2947		1			Cove
red								
auto[1]	bin		7084		1			Cove
red								
	erpoint							
#seq_it	em_cov.full19#	100.6	00%	100			Co	vered
bins:	covered/total	2	2					
DIII3.		2	2					
bins:	missing/total	0	2					
DIII3.		Ü	2					
Hit:	%		100.00%		100			
птс.			100.00%		100		-	
	bin							
auto[0] red			7490		1			Cove
	bin							
auto[1] red			2541		1			Cove
Cro								
wr_full vered			100.00%		100			Со
vered	covered/total							
bins:		4	4					
	missing/total							
bins:	<i>5</i> ,	0	4					
	%							
Hit:			100.00%		100			
	Auto, Default and User Defined Bins:							
<auto[1< td=""><td><pre>bin ],auto[1]&gt;</pre></td><td>205</td><td>4</td><td>1</td><td></td><td></td><td>Cov</td><td>ered</td></auto[1<>	<pre>bin ],auto[1]&gt;</pre>	205	4	1			Cov	ered

bin						
<auto[0],auto[1]></auto[0],auto[1]>	48	37	1			Covered
bin	502	20				6
<auto[1],auto[0]></auto[1],auto[0]>	503	30	1			Covered
<pre>bin <auto[0],auto[0]></auto[0],auto[0]></pre>	246	50	1			Covered
Cross						
wr_rd_almostfull		100.00%		100		- Co
<pre>vered     covered/total</pre>						
bins:	8	8				
missing/total						
bins:	0	8				
<b>%</b>		100 00%		100		
Hit:		100.00%		100		-
Auto, Default and User Defi bin	ned Bins:	:				
<pre><auto[1],auto[1]></auto[1],auto[1]></pre>	94	12	1			Covered
bin						
<auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	2:	11	1			Covered
bin	2.0	-0	1			Covered
<auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	31	58	1			Covered
<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	46	94	1			Covered
bin						
<pre><auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	123	14	1			Covered
bin						
<pre><auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	63	34	1			Covered
bin						
<pre><auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	456	50	1		-	Covered

<auto[0< th=""><th>bin ],auto[0],auto[0]&gt;</th><th>16</th><th>598</th><th>1</th><th></th><th>_</th><th>Covered</th></auto[0<>	bin ],auto[0],auto[0]>	16	598	1		_	Covered
Cro wr_rd_e			100.00%		100		- Co
wered	mp c y		100.00%		100		- 60
	covered/total						
bins:		8	8				
	missing/total						
bins:		0	8				
	%						
Hit:			100.00%		100		-
	Auto, Default and User Define	ed Bins	<b>;</b> :				
<auto[1< td=""><td>],auto[1],auto[1]&gt;</td><td>1</td><td>108</td><td>1</td><td></td><td></td><td>Covered</td></auto[1<>	],auto[1],auto[1]>	1	108	1			Covered
	bin						
<auto[0< td=""><td>],auto[1],auto[1]&gt;</td><td>1</td><td>179</td><td>1</td><td></td><td></td><td>Covered</td></auto[0<>	],auto[1],auto[1]>	1	179	1			Covered
	h:.						
<auto[1< td=""><td><pre>bin ],auto[0],auto[1]&gt;</pre></td><td>2</td><td>252</td><td>1</td><td></td><td></td><td>Covered</td></auto[1<>	<pre>bin ],auto[0],auto[1]&gt;</pre>	2	252	1			Covered
<auto[0< td=""><td><pre>bin ],auto[0],auto[1]&gt;</pre></td><td>5</td><td>270</td><td>1</td><td></td><td></td><td>Covered</td></auto[0<>	<pre>bin ],auto[0],auto[1]&gt;</pre>	5	270	1			Covered
\uuco[o	],44.0[0],44.0[1]/	2	-, 0	-			covered
t - F4	bin	20	<b>140</b>	4			C
<auto[1< td=""><td>],auto[1],auto[0]&gt;</td><td>24</td><td>948</td><td>1</td><td></td><td></td><td>Covered</td></auto[1<>	],auto[1],auto[0]>	24	948	1			Covered
	bin						
<auto[0< td=""><td>],auto[1],auto[0]&gt;</td><td>6</td><td>566</td><td>1</td><td></td><td></td><td>Covered</td></auto[0<>	],auto[1],auto[0]>	6	566	1			Covered
	bin						
<auto[1< td=""><td>],auto[0],auto[0]&gt;</td><td>46</td><td>576</td><td>1</td><td></td><td></td><td>Covered</td></auto[1<>	],auto[0],auto[0]>	46	576	1			Covered
	bin						
<auto[0< td=""><td>],auto[0],auto[0]&gt;</td><td>18</td><td>332</td><td>1</td><td></td><td></td><td>Covered</td></auto[0<>	],auto[0],auto[0]>	18	332	1			Covered
Cro	\$\$						
	lmostempty		100.00%		100		- Co
vered							

	covered/total							
bins:		8		8				
hå na .	missing/total	0		0				
bins:		0		8				
	%							
Hit:			16	00.00%		100		-
	Auto, Default and l	Jser Defined I	Bins:					
<auto[1< td=""><td><pre>bin ],auto[1],auto[1]&gt;</pre></td><td></td><td>351</td><td></td><td>1</td><td></td><td></td><td>Covered</td></auto[1<>	<pre>bin ],auto[1],auto[1]&gt;</pre>		351		1			Covered
(4460[1	], a a c o [ 1 ], a a c o [ 1 ],		331		-			2012.24
	bin							
<auto[0< td=""><td>],auto[1],auto[1]&gt;</td><td></td><td>83</td><td></td><td>1</td><td></td><td></td><td>Covered</td></auto[0<>	],auto[1],auto[1]>		83		1			Covered
	L. S							
∠au±o[1	<pre>bin ],auto[0],auto[1]&gt;</pre>		372		1			Covered
\auto[1	],auco[0],auco[1]/		312		•			Covereu
	bin							
<auto[0< td=""><td>],auto[0],auto[1]&gt;</td><td></td><td>198</td><td></td><td>1</td><td></td><td></td><td>Covered</td></auto[0<>	],auto[0],auto[1]>		198		1			Covered
∠auto[1	<pre>bin ],auto[1],auto[0]&gt;</pre>		1805		1			Covered
\auto[1	], au co[1], au co[0]/		1005		•			COVETCU
	bin							
<auto[0< td=""><td>],auto[1],auto[0]&gt;</td><td></td><td>762</td><td></td><td>1</td><td></td><td></td><td>Covered</td></auto[0<>	],auto[1],auto[0]>		762		1			Covered
<2u±0[1	<pre>bin ],auto[0],auto[0]&gt;</pre>		4556		1			Covered
\aut0[1	],auto[0],auto[0]>		4550		-		-	covereu
	bin							
<auto[0< td=""><td>],auto[0],auto[0]&gt;</td><td></td><td>1904</td><td></td><td>1</td><td></td><td></td><td>Covered</td></auto[0<>	],auto[0],auto[0]>		1904		1			Covered
Cro wr_rd_o			1.0	00.00%		100		- Co
vered	VCI-I 10W		16	.00%		100		
	covered/total							
bins:		8		8				
bins:	missing/total	0		8				
OINS.				0				

% Hit:	10	0.00%	100	-
Auto, Default and User bin	Defined Bins:			
<pre><auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	762	1		Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	8	1		Covered
<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	1733	1		Covered
<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	27	1		Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	1393	1		Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	837	1		Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	3187	1		Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	2075	1		Covered
Cross wr_rd_underflow vered	10	0.00%	100	- Co
covered/total bins:	8	8		
<pre>missing/total bins:</pre>	0	8		
% Hit:	10	0.00%	100	-
Auto, Default and User bin	Defined Bins:			
<pre><auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	209	1		Covered

<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	8	1	1		-	Covered
<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>		7	1			Covered
<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>		2	1			Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	194	6	1			Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	76	4	1			Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	492	1	1			Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	210	9	1			Covered
Cross wr_rd_wr_ack		100.00%		100		- Co
<pre>vered</pre>	8	8				
<pre>missing/total bins:</pre>	0	8				
% Hit:		100.00%		100		-
Auto, Default and User Def	ined Bins:					
<pre><auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	157	6	1			Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	1	6	1			Covered
<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	361	8	1			Covered

<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	53	1	-	Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	579	1		Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	829	1		Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	1310	1		Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	2049	1	-	Covered