

Name: Ahmed Essam Sayed Zayed

## Project\_1

### Spartan6 - DSP48A1

Main code:

```
1 module DSP48A1_Project (a,b,d,c,carryin,m,p,carryout,carryoutf,clk,opmode,cea,ceb,cec,cecarryin,ced,cem,ceopmode,cep,rsta,rstb,rstc,rstca
2
3 /*PARAMETERS*/
4 parameter A0REG=0;
5 parameter A1REG=1;
6 parameter B0REG=0;
7 parameter B1REG=1;
8 parameter CREG=1;
9 parameter DREG=1;
10 parameter MREG=1;
11 parameter PREG=1;
12 parameter CARRYINREG=1;
13 parameter CARRYOUTREG=1;
14 parameter OPMODEREG=1;
15
16 parameter CARRYINSEL="OPMODE5"; //select bet. CARRYIN or OPMODE5 or tie
17 parameter B_INPUT="DIRECT"; //DIRECT(B), CASCADE(BCIN), tie
18 parameter RSTTYPE="SYNC"; //SYNC, ASYNC
19
20 /*INPUT PORTS*/
21 /*DATA*/
22 input [17:0]a,b,d;
23 input [47:0]c;
24 input carryin;
25 output [35:0]m;
26 output [47:0]p;
27 output carryout,carryoutf;
28
29 /*CONTROL*/
30 input clk;
31 input [7:0]opmode;
32
33 /*ENABLE*/
34 input cea,ceb,cec,cecarryin,ced,cem,ceopmode,cep; //cecarryin for carry in/out
35
36 /*RESET*/
37 input rsta,rstb,rstc,rstcarryin,rstd,rstm,rstopmode,rstp; //same in rstcarryin
38
39 /*RESET*/
40 input rsta,rstb,rstc,rstcarryin,rstd,rstm,rstopmode,rstp; //same in rstcarryin
41
42 /*CASCADE*/
43 input [17:0]bcin;
44 output [17:0]bcout;
45 input [47:0]pcin;
46 output [47:0]pcout;
47
48 //WIRES
49 wire [17:0]wa0,wa1,wb0,wb1,wd;
50 wire [47:0]wc;
51 wire wcarryin;
52 wire [7:0]wopmode;
53 wire [17:0]Pre_Adden_Subtractor;
54 wire [47:0]Post_Adder_Subtractor;
55 wire wcarryout_prev;
56 wire [35:0]wm;
57 wire [17:0]b00;
58 wire carryin00;
59
60 wire [35:0]wm00;
61 assign wm00=(wa1 * wb1);
62
63 //SELECTIONS
64 reg [47:0] X,Z;
65
66 //INSTANTIATION
67 //DSP48A1_Project_reg #(.WIDTH(), .REGISTER(), .RSTTYPE()) dut (clk,enable,rst,in,out);
68 DSP48A1_Project_reg #(.WIDTH(18), .REGISTER(A0REG), .RSTTYPE(RSTTYPE)) duta0 (clk,cea,rsta,a,wa0);
69 DSP48A1_Project_reg #(.WIDTH(18), .REGISTER(A1REG), .RSTTYPE(RSTTYPE)) duta1 (clk,cea,rsta,wa0,wa1);
70 DSP48A1_Project_reg #(.WIDTH(18), .REGISTER(B0REG), .RSTTYPE(RSTTYPE)) dutb0 (clk,ceb,rstb,b00,wb0);
71 DSP48A1_Project_reg #(.WIDTH(18), .REGISTER(B1REG), .RSTTYPE(RSTTYPE)) dutb1 (clk,ceb,rstb,((wopmode[4])?Pre_Adden_Subtractor:wb0),wb1);
72 DSP48A1_Project_reg #(.WIDTH(18), .REGISTER(DREG), .RSTTYPE(RSTTYPE)) dutd (clk,ced,rstd,d,wd);
73 DSP48A1_Project_reg #(.WIDTH(48), .REGISTER(CREG), .RSTTYPE(RSTTYPE)) dutc (clk,cec,rstc,c,wc);
74 DSP48A1_Project_reg #(.WIDTH(1), .REGISTER(CARRYINREG), .RSTTYPE(RSTTYPE)) dutcarryin (clk,cecarryin,rstcarryin,carryin00,wcarryin);
75 DSP48A1_Project_reg #(.WIDTH(36), .REGISTER(MREG), .RSTTYPE(RSTTYPE)) dutm (clk,cem,rstm,wm00,wm);
```

```

59
60 //SELECTIONS
61   reg [47:0] X,Z;
62
63 //INSTANTIATION
64   //DSP48A1_Project_reg #(.WIDTH(), .REGISTER(), .RSTTYPE()) dut (clk,enable,rst,in,out);
65   DSP48A1_Project_reg #(.WIDTH(18), .REGISTER(A0REG), .RSTTYPE(RSTTYPE)) duta0 (clk,cea,rsta,a,wa0);
66   DSP48A1_Project_reg #(.WIDTH(18), .REGISTER(A1REG), .RSTTYPE(RSTTYPE)) duta1 (clk,cea,rsta,wa0,wa1);
67   DSP48A1_Project_reg #(.WIDTH(18), .REGISTER(B0REG), .RSTTYPE(RSTTYPE)) dutb0 (clk,ceb,rstb,b00,wb0);
68   DSP48A1_Project_reg #(.WIDTH(18), .REGISTER(B1REG), .RSTTYPE(RSTTYPE)) dutb1 (clk,ceb,rstb,((wopmode[4])?Pre_Adder_Subtractor:wb0),wb1);
69   DSP48A1_Project_reg #(.WIDTH(18), .REGISTER(DREG), .RSTTYPE(RSTTYPE)) dutd (clk,ced,rstd,d,wd);
70   DSP48A1_Project_reg #(.WIDTH(48), .REGISTER(CREG), .RSTTYPE(RSTTYPE)) dutc (clk,cec,rstc,c,wc);
71   DSP48A1_Project_reg #(.WIDTH(1), .REGISTER(CARRYINREG), .RSTTYPE(RSTTYPE)) dutcarryin (clk,cecarryin,rstcarryin,carryin00,wccarryin);
72   DSP48A1_Project_reg #(.WIDTH(36), .REGISTER(MREG), .RSTTYPE(RSTTYPE)) dutm (clk,cem,rstm,wm00,wm);
73   DSP48A1_Project_reg #(.WIDTH(8), .REGISTER(OPMODEREG), .RSTTYPE(RSTTYPE)) dutopmode (clk,ceopmode,rstopmode,opmode,wopmode);
74   DSP48A1_Project_reg #(.WIDTH(48), .REGISTER(PREG), .RSTTYPE(RSTTYPE)) dutP (clk,cep,rstp,Post_Adder_Subtractor,p);
75   DSP48A1_Project_reg #(.WIDTH(1), .REGISTER(CARRYOUTREG), .RSTTYPE(RSTTYPE)) dutacarryout (clk,cecarryin,rstcarryin,wccarryout_prev,carryout);
76
77   assign b00=(B_INPUT=="DIRECT")? b:(B_INPUT=="CASCADE")? bcin: 0;
78   assign carryin00=(CARRYINSEL=="OPMODES")? wopmode[5]:(CARRYINSEL=="CARRYIN")? carryin: 0;
79   //Pre_Adder_Subtractor
80   assign Pre_Adder_Subtractor=(wopmode[6])?(wd - wb0):(wd + wb0);
81   //Post_Adder_Subtractor
82   assign {wccarryout_prev,Post_Adder_Subtractor}=(wopmode[7])?(Z - (X + wccarryin)):(Z + X + wccarryin);
83   assign carryoutf=carryout;
84   assign pcout=p;
85   assign bcout=wb1;
86   //m_buffer
87   genvar i;
88   generate
89     for (i = 0;i <36;i=i+1) begin
90       buf (m[i],wm[i]);
91     end
92   endgenerate
93
94   //X
95   always @(*) begin

```

```

86   //m_buffer
87   genvar i;
88   generate
89     for (i = 0;i <36;i=i+1) begin
90       buf (m[i],wm[i]);
91     end
92   endgenerate
93
94   //X
95   always @(*) begin
96     case (wopmode[1:0])
97       2'b00:X=0;
98       2'b01:X=wm;
99       2'b10:X=p;
100      2'b11:X={d[11:0],a[17:0],b[17:0]};
101     endcase
102   end
103   //Z
104   always @(*) begin
105     case (wopmode[3:2])
106       2'b00:Z=0;
107       2'b01:Z=pcin;
108       2'b10:Z=p;
109       2'b11:Z=wc;
110     endcase
111   end
112
113   endmodule

```

The instantiated code:

```
DSP48A1_Project_reg.v x DSP48A1_Project.v x DSP48A1_Project_tb.v x r
1  module DSP48A1_Project_reg (clk,enable,rst,in,out);
2
3      parameter REGISTER=1; //1 reg, 0 no reg
4      parameter RSTTYPE="SYNC";
5      parameter WIDTH=18;
6
7      input clk,enable,rst;
8      input [WIDTH-1:0] in;
9      output reg [WIDTH-1:0] out;
10
11     generate
12         if (REGISTER==0) begin
13             always @(*) begin
14                 out=in;
15             end
16         end
17         else if (RSTTYPE=="ASYNC") begin
18             always @(posedge clk or posedge rst) begin
19                 if(rst) begin
20                     out<=0;
21                 end
22                 else if (enable) begin
23                     out<=in;
24                 end
25             end
26         end
27         else begin
28             always @(posedge clk) begin
29                 if(enable) begin
30                     if (rst) begin
31                         out<=0;
32                     end
33                     else begin
34                         out<=in;
35                     end
36                 end
37             end
38         end
39     endgenerate
40
41 endmodule
```

## Testbench:

```
1  module DSP48A1_Project_tb ();
2      reg [17:0]a,b,d;
3      reg [47:0]c;
4      reg carryin;
5      wire [35:0]m;
6      wire [47:0]p;
7      wire carryout,carryoutf;
8      reg clk;
9      reg [7:0]opmode;
10     reg cea,ceb,cec,cecarryin,ced,cem,ceopmode,cep; //cecarryin for carry in/out
11     reg rsta,rstb,rstc,rstcarryin,rstd,rstm,rstopmode,rstp; //same in rstcarryin
12     reg [17:0]bcin; //forgot bcin
13     wire [17:0]bcout;
14     reg [47:0]pcin;
15     wire [47:0]pcout;
16
17     reg [47:0]p_ex;
18     reg [47:0]pcout_ex;
19     reg [35:0]m_ex;
20     reg [17:0]bcout_ex;
21     reg carryout_ex;
22     reg carryoutf_ex;
23
24     reg [2:0] iteration;
25
26     DSP48A1_Project tb0 (a,b,d,c,carryin,m,p,carryout,carryoutf,clk,opmode,cea,ceb,cec,cecarryin,ced,cem,ceopmode,cep,rsta,rstb,rstc,rstc
27
28     initial begin
29         clk=0;
30         forever
31             #2 clk=~clk;
32     end
33
34     initial begin
35         //0
```

```
36         iteration=0;
37         rsta=1;rstb=1;rstc=1;rstcarryin=1;rstd=1;rstm=1;rstopmode=1;rstp=1;
38         cea=1;ceb=1;cec=1;cecarryin=1;ced=1;cem=1;ceopmode=1;cep=1;
39         a=1;b=10;d=100;c=400;carryin=0;opmode=8'b0011_0001;bcin=5000;pcin=2500;
40         p_ex=0;pcout_ex=0;m_ex=0;bcout_ex=0;carryout_ex=0;carryoutf_ex=0;
41         @(negedge clk);
42         @(negedge clk);
43         @(negedge clk);
44         @(negedge clk);
45         @(negedge clk);
46         @(negedge clk);
47         if ((p_ex!=p)|| (pcout_ex!=pcout)|| (m_ex!=m)|| (bcout_ex!=bcout)|| (carryout_ex!=carryout)|| (carryoutf_ex!=carryoutf)) begin
48             $display("error");
49             $stop;
50         end
51     //1
52     iteration=1;
53     rsta=0;rstb=0;rstc=0;rstcarryin=0;rstd=0;rstm=0;rstopmode=0;rstp=0;
54     cea=1;ceb=1;cec=1;cecarryin=1;ced=1;cem=1;ceopmode=1;cep=1;
55     a=10;b=100;d=1000;c=4000;carryin=0;opmode=8'b0011_0001;bcin=500;pcin=250;
56     p_ex=11001;pcout_ex=11001;m_ex=11000;bcout_ex=1100;carryout_ex=0;carryoutf_ex=0;
57     @(negedge clk);
58     @(negedge clk);
59     @(negedge clk);
60     @(negedge clk);
61     @(negedge clk);
62     @(negedge clk);
63     if ((p_ex!=p)|| (pcout_ex!=pcout)|| (m_ex!=m)|| (bcout_ex!=bcout)|| (carryout_ex!=carryout)|| (carryoutf_ex!=carryoutf)) begin
64         $display("error");
65         $stop;
66     end
67     //2
68     iteration=2;
```



```

65     $stop;
66 end
67 //2
68 iteration=2;
69 rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;
70 cea=1;ceb=1;cec=1;cecarryin=1;ced=1;cem=1;ceopmode=1;cep=1;
71 a=1;b=10;d=100;c=400;carryin=0;opmode=8'b0011_0110;bcin=5000;pcin=2500;
72 p_ex=13502/*pcin+p*/;pcout_ex=13502;m_ex=110;bcout_ex=110;carryout_ex=0;carryoutf_ex=0;
73 @(negedge clk);
74 @(negedge clk);
75 if ((p_ex!=p)|| (pcout_ex!=pcout)) begin //because P will continue to add with each clock cycle and m will not reach its real value
76     $display("error");
77     $stop;
78 end
79 @(negedge clk);
80 if ((m_ex!=m)|| (bcout_ex!=bcout)|| (carryout_ex!=carryout)|| (carryoutf_ex!=carryoutf)) begin
81     $display("error");
82     $stop;
83 end
84 //3
85 iteration=3;
86 rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;
87 cea=1;ceb=1;cec=1;cecarryin=1;ced=1;cem=1;ceopmode=1;cep=1;
88 a=500;b=120;d=1050;c=16000;carryin=0;opmode=8'b0101_1101;bcin=8000;pcin=5200;
89 p_ex=481000/*c+m*/;pcout_ex=481000;m_ex=465000;bcout_ex=930/*d-b*/;carryout_ex=0;carryoutf_ex=0;
90 @(negedge clk);
91 @(negedge clk);
92 @(negedge clk);
93 @(negedge clk);
94 @(negedge clk);
95 @(negedge clk);
96 if ((p_ex!=p)|| (pcout_ex!=pcout)|| (m_ex!=m)|| (bcout_ex!=bcout)|| (carryout_ex!=carryout)|| (carryoutf_ex!=carryoutf)) begin
97     $display("error");
98     $stop;
99 end

```

```

98     $stop;
99 end
100 //4
101 iteration=4;
102 rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;
103 cea=1;ceb=1;cec=1;cecarryin=1;ced=1;cem=1;ceopmode=1;cep=1;
104 a=1;b=120;d=0;c=16000;carryin=0;opmode=8'b0110_0111;bcin=8000;pcin=5200;
105 p_ex=19'b1000001010011001001/*pcin+(D:A:B)+opmode5*/;pcout_ex=19'b1000001010011001001;m_ex=120/*b*A*/;bcout_ex=120/*b*/;
106 carryout_ex=0;carryoutf_ex=0;
107 @(negedge clk);
108 @(negedge clk);
109 @(negedge clk);
110 @(negedge clk);
111 @(negedge clk);
112 @(negedge clk);
113 if ((p_ex!=p)|| (pcout_ex!=pcout)|| (m_ex!=m)|| (bcout_ex!=bcout)|| (carryout_ex!=carryout)|| (carryoutf_ex!=carryoutf)) begin
114     $display("error");
115     $stop;
116 end
117 //5
118 iteration=5;
119 rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;rsta=0;
120 cea=1;ceb=1;cec=1;cecarryin=1;ced=1;cem=1;ceopmode=1;cep=1;
121 a=500;b=120;d=1050;c=16000;carryin=0;opmode=8'b0011_0000;bcin=8000;pcin=5200;
122 p_ex=1/*opcode5*/;pcout_ex=1;m_ex=585000;bcout_ex=1170/*d-b*/;carryout_ex=0;carryoutf_ex=0;
123 @(negedge clk);
124 @(negedge clk);
125 @(negedge clk);
126 @(negedge clk);
127 @(negedge clk);
128 @(negedge clk);
129 if ((p_ex!=p)|| (pcout_ex!=pcout)|| (m_ex!=m)|| (bcout_ex!=bcout)|| (carryout_ex!=carryout)|| (carryoutf_ex!=carryoutf)) begin
130     $display("error");
131     $stop;
132 end

```

```

123 @ (negedge clk);
124 @ (negedge clk);
125 @ (negedge clk);
126 @ (negedge clk);
127 @ (negedge clk);
128 @ (negedge clk);
129 if ((p_ex!=p)|| (pcout_ex!=pcout)|| (m_ex!=m)|| (bcout_ex!=bcout)|| (carryout_ex!=carryout)|| (carryoutf_ex!=carryoutf)) begin
130     $display("error");
131     $stop;
132 end
133 //6
134 iteration=6;
135 rsta=0;rstb=0;rstc=0;rstcarryin=0;rstd=0;rstm=0;rstopmode=0;rstp=0;
136 cea=1;ceb=1;cec=1;cecarryin=1;ced=1;cem=1;ceopmode=1;cep=1;
137 a=500;b=120;d=1050;c=16000;carryin=0;opmode=8'b0011_1010;bcin=8000;pcin=5200;
138 p_ex=3/"p+p+opmode5"/;pcout_ex=3;m_ex=585000;bcout_ex=1170/"d-b"/;carryout_ex=0;carryoutf_ex=0;
139 @ (negedge clk);
140 @ (negedge clk); // no problem here because m still at the same value from the previous iteration
141 if ((p_ex!=p)|| (pcout_ex!=pcout)|| (m_ex!=m)|| (bcout_ex!=bcout)|| (carryout_ex!=carryout)|| (carryoutf_ex!=carryoutf)) begin
142     $display("error");
143     $stop;
144 end
145 $stop;
146 end
147
148 initial begin
149     $monitor("iteration=%d,bcout=%d ,bcout_ex=%d ,m=%d ,m_ex=%d ,p=%d ,p_ex=%d ,pcout=%d ,pcout_ex=%d ,carryout=%d ,carryout_ex=%d",it
150 end
151
152 endmodule

```




Run.do File:

```

DSP48A1_Project_reg.v x DSP48A1_Project.v x DSP48A1_Project_tb.v ● run_DSP.do x
1 vlib work
2 vlog DSP48A1_Project_reg.v DSP48A1_Project.v DSP48A1_Project_tb.v
3 vsim -voptargs=+acc work.DSP48A1_Project_tb
4 add wave *
5 run -all
6 #quit -sim

```

Waveform: (removed all clock enables and resets)



## Data from monitor:


```
# Loading work.DSP48A1_Project_reg(fast_3)
# Loading work.DSP48A1_Project_reg(fast_4)
# Loading work.DSP48A1_Project_reg(fast_5)
# iteration= 0,bcount= 0 ,bcount_ex= 0 ,m= 0 ,m_ex= 0 ,p= 0 ,p_ex= 0 ,pcout= 0 ,pcout_ex= 0 ,carryout=0 ,carryout_ex=0
# iteration= 0,bcount= 0 ,bcount_ex= 0 ,m= 0 ,m_ex= 0 ,p= 0 ,p_ex= 0 ,pcout= 0 ,pcout_ex= 0 ,carryout=0 ,carryout_ex=0
# iteration= 1,bcount= 0 ,bcount_ex= 1100 ,m= 0 ,m_ex= 11000 ,p= 0 ,p_ex= 11001 ,pcout= 0 ,pcout_ex= 11001 ,carryout=0 ,carryout_ex=0
# iteration= 1,bcount= 100 ,bcount_ex= 1100 ,m= 0 ,m_ex= 11000 ,p= 0 ,p_ex= 11001 ,pcout= 0 ,pcout_ex= 11001 ,carryout=0 ,carryout_ex=0
# iteration= 1,bcount= 1100 ,bcount_ex= 1100 ,m= 1000 ,m_ex= 11000 ,p= 0 ,p_ex= 11001 ,pcout= 0 ,pcout_ex= 11001 ,carryout=0 ,carryout_ex=0
# iteration= 1,bcount= 1100 ,bcount_ex= 1100 ,m= 11000 ,m_ex= 11000 ,p= 1001 ,p_ex= 11001 ,pcout= 1001 ,pcout_ex= 11001 ,carryout=0 ,carryout_ex=0
# iteration= 1,bcount= 1100 ,bcount_ex= 1100 ,m= 11000 ,m_ex= 11000 ,p= 11001 ,p_ex= 11001 ,pcout= 11001 ,pcout_ex= 11001 ,carryout=0 ,carryout_ex=0
# iteration= 2,bcount= 1100 ,bcount_ex= 110 ,m= 11000 ,m_ex= 110 ,p= 11001 ,p_ex= 13502 ,pcout= 11001 ,pcout_ex= 13502 ,carryout=0 ,carryout_ex=0
# iteration= 2,bcount= 1010 ,bcount_ex= 110 ,m= 11000 ,m_ex= 110 ,p= 11001 ,p_ex= 13502 ,pcout= 11001 ,pcout_ex= 13502 ,carryout=0 ,carryout_ex=0
# iteration= 2,bcount= 110 ,bcount_ex= 110 ,m= 1010 ,m_ex= 110 ,p= 13502 ,p_ex= 13502 ,pcout= 13502 ,pcout_ex= 13502 ,carryout=0 ,carryout_ex=0
# iteration= 2,bcount= 110 ,bcount_ex= 110 ,m= 110 ,m_ex= 110 ,p= 16003 ,p_ex= 13502 ,pcout= 16003 ,pcout_ex= 13502 ,carryout=0 ,carryout_ex=0
# iteration= 3,bcount= 110 ,bcount_ex= 930 ,m= 110 ,m_ex= 465000 ,p= 16003 ,p_ex= 481000 ,pcout= 16003 ,pcout_ex= 481000 ,carryout=0 ,carryout_ex=0
# iteration= 3,bcount= 220 ,bcount_ex= 930 ,m= 110 ,m_ex= 465000 ,p= 21204 ,p_ex= 481000 ,pcout= 21204 ,pcout_ex= 481000 ,carryout=0 ,carryout_ex=0
# iteration= 3,bcount= 930 ,bcount_ex= 930 ,m= 110000 ,m_ex= 465000 ,p= 16111 ,p_ex= 481000 ,pcout= 16111 ,pcout_ex= 481000 ,carryout=0 ,carryout_ex=0
# iteration= 3,bcount= 930 ,bcount_ex= 930 ,m= 465000 ,m_ex= 465000 ,p= 126000 ,p_ex= 481000 ,pcout= 126000 ,pcout_ex= 481000 ,carryout=0 ,carryout_ex=0
# iteration= 3,bcount= 930 ,bcount_ex= 930 ,m= 465000 ,m_ex= 465000 ,p= 481000 ,p_ex= 481000 ,pcout= 481000 ,pcout_ex= 481000 ,carryout=0 ,carryout_ex=0
# iteration= 3,bcount= 930 ,bcount_ex= 120 ,m= 465000 ,m_ex= 120 ,p= 481000 ,p_ex= 267465 ,pcout= 481000 ,pcout_ex= 267465 ,carryout=0 ,carryout_ex=0
# iteration= 4,bcount= 120 ,bcount_ex= 120 ,m= 930 ,m_ex= 120 ,p= 267464 ,p_ex= 267465 ,pcout= 267464 ,pcout_ex= 267465 ,carryout=0 ,carryout_ex=0
# iteration= 4,bcount= 120 ,bcount_ex= 120 ,m= 120 ,m_ex= 120 ,p= 267465 ,p_ex= 267465 ,pcout= 267465 ,pcout_ex= 267465 ,carryout=0 ,carryout_ex=0
# iteration= 5,bcount= 120 ,bcount_ex= 1170 ,m= 120 ,m_ex= 585000 ,p= 267465 ,p_ex= 1 ,pcout= 267465 ,pcout_ex= 1 ,carryout=0 ,carryout_ex=0
# iteration= 5,bcount= 120 ,bcount_ex= 1170 ,m= 120 ,m_ex= 585000 ,p= 72155581650121 ,p_ex= 1 ,pcout= 72155581650121 ,pcout_ex= 1 ,carryout=0 ,carryout_ex=0
# iteration= 5,bcount= 1170 ,bcount_ex= 1170 ,m= 60000 ,m_ex= 585000 ,p= 1 ,p_ex= 1 ,pcout= 1 ,pcout_ex= 1 ,carryout=0 ,carryout_ex=0
# iteration= 5,bcount= 1170 ,bcount_ex= 1170 ,m= 585000 ,m_ex= 585000 ,p= 1 ,p_ex= 1 ,pcout= 1 ,pcout_ex= 1 ,carryout=0 ,carryout_ex=0
# iteration= 6,bcount= 1170 ,bcount_ex= 1170 ,m= 585000 ,m_ex= 585000 ,p= 1 ,p_ex= 3 ,pcout= 1 ,pcout_ex= 3 ,carryout=0 ,carryout_ex=0
# iteration= 6,bcount= 1170 ,bcount_ex= 1170 ,m= 585000 ,m_ex= 585000 ,p= 3 ,p_ex= 3 ,pcout= 3 ,pcout_ex= 3 ,carryout=0 ,carryout_ex=0
# '' Note: $stop : DSP48A1_Project_tb.v(144)
# Time: 140 ns Iteration: 1 Instance: /DSP48A1_Project_tb
# Break in Module DSP48A1_Protect_tb at DSP48A1_Protect_tb.v line 144
```




## Constraint File:

```
4 ## - rename the used ports (in each line, after get_ports) according to the top level signal nam
5
6 # Clock signal
7 set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports clk]
8 create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
9
10
11 ## Switches
12 set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {sw[0]}]
13
140 set_property BITSTREAM.CONFIG.IS_CONFIGURABLE 0 [current_design]
159 set_property CONFIG_MODE SPIx4 [current_design]
160
161 create_debug_core u_ila_0 ila
162 set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
163 set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
164 set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
165 set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
166 set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
167 set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
168 set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
169 set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
170 set_property port_width 1 [get_debug_ports u_ila_0/clk]
171 connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
172 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
173 set_property port_width 8 [get_debug_ports u_ila_0/probe0]
174 connect_debug_port u_ila_0/probe0 [get_nets [list {opmode_IBUF[0]} {opmode_IBUF[1]} {opmode_IBUF[2]} {opmo
175 create_debug_port u_ila_0 probe
176 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
177 set_property port_width 48 [get_debug_ports u_ila_0/probe1]
178 connect_debug_port u_ila_0/probe1 [get_nets [list {pcin_IBUF[0]} {pcin_IBUF[1]} {pcin_IBUF[2]} {pcin_IBUF[
179 create_debug_port u_ila_0 probe
180 set_property PROBE_TYPE DATA AND_TRIGGER [get_debug_ports u_ila_0/probe2]
```

# Elaboration:



# Synthesis:



Tcl Console Messages x Log Reports Design Runs Debug ? \_

Warning (42) Info (38) Status (15) Hide All

Vivado Commands (2 status messages)

- General Messages (2 status messages)
  - Design is defaulting to impl run constrset: constrs\_1 (1 more like this)
- Synthesis (42 warnings, 32 infos, 11 status messages)
  - Command: synth\_design -top DSP48A1\_Project -part xc7a200tfg1156-3 (10 more like this)
    - [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
  - [Synth 8-6157] synthesizing module 'DSP48A1\_Project' [DSP48A1\_Project.v:1] (6 more like this)
  - [Synth 8-6155] done synthesizing module 'DSP48A1\_Project\_reg' (1#1) [DSP48A1\_Project\_reg.v:1] (6 more like this)
  - [Synth 8-3331] design DSP48A1\_Project\_reg has unconnected port clk (40 more like this)
    - [Device 21-403] Loading part xc7a200tfg1156-3
    - [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Extra/Vivado\_Kareem\_Waseem/DSP48A1\_Project1/Constraints\_Project\_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [X:/DSP48A1\_Project\_prop/impl.xdc]. Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used\_in\_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
  - [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [DSP48A1\_Project.v:80] (1 more like this)
    - [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [DSP48A1\_Project\_reg.v:31]
  - [Project 1-571] Translating synthesized netlist
  - [Netlist 29-17] Analyzing 207 Unisim elements for replacement
  - [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
  - [Project 1-570] Preparing netlist for logic optimization (1 more like this)
    - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
  - [Project 1-111] Unisim Transformation Summary:
    - No Unisim elements were transformed. (1 more like this)
  - [Common 17-83] Releasing license: Synthesis
  - [Constraints 18-5210] No constraint will be written out.
  - [Common 17-1381] The checkpoint 'D:/Extra/Vivado\_Kareem\_Waseem/DSP48A1\_Project1/DSP48A1\_Project1.runs/synth\_1/DSP48A1\_Project.dcp' has been generated.
  - [runtd-4] Executing : report\_utilization -file DSP48A1\_Project\_utilization\_synth.rpt -pb DSP48A1\_Project\_utilization\_synth.pb
  - [Common 17-206] Exiting Vivado at Thu Jul 25 20:49:40 2024...

Tcl Console Messages Log Reports Design Runs Timing x Debug ? \_

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (326)

Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

User Ignored Paths


Unconstrained Paths

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.168 ns	Worst Hold Slack (WHS): 0.287 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 87	Total Number of Endpoints: 87	Total Number of Endpoints: 144

All user specified timing constraints are met.

Tcl Console	Messages	Log	Reports	Design Runs	Utilization	Timing	Debug																																																																	
Hierarchy																																																																								
<div>Hierarchy</div> <div>Summary</div> <div>Slice Logic</div> <div>    Slice LUTs (&lt;1%)</div> <div>        LUT as Logic (&lt;1%)</div> <div>    Slice Registers (&lt;1%)</div> <div>        Register as Flip Flop (&lt;1%)</div> <div>Memory</div> <div>DSP</div> <div>    DSPs (&lt;1%)</div> <div>        DSP48E1 only</div> <div>IO and GT Specific</div> <div>    Bonded IOB (65%)</div> <div>        IOB Master Pads</div> <div>Clocking</div> <div>    BUFGCTRL (3%)</div> <div>Specific Feature</div> <div>Primitives</div> <div>Black Boxes</div> <div>Instantiated Netlists</div>																																																																								
<table><thead><tr><th>Name</th><th>Slice LUTs (134600)</th><th>Slice Registers (269200)</th><th>DSPs (740)</th><th>Bonded IOB (500)</th><th>BUFGCTRL (32)</th></tr></thead><tbody><tr><td>    DSP48A1_Project</td><td>238</td><td>142</td><td>1</td><td>327</td><td>1</td></tr><tr><td>        dutacarryout (DSP48A1_...</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>        dutr1 (DSP48A1_Proj...</td><td>3</td><td>18</td><td>0</td><td>0</td><td>0</td></tr><tr><td>        dutr2 (DSP48A1_Projec...</td><td>1</td><td>48</td><td>0</td><td>0</td><td>0</td></tr><tr><td>        dutcarryin (DSP48A1_...</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>        dutr3 (DSP48A1_Projec...</td><td>1</td><td>18</td><td>0</td><td>0</td><td>0</td></tr><tr><td>        dutr4 (DSP48A1_Proje...</td><td>2</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>        dutr5mode (DSP48A1...</td><td>228</td><td>8</td><td>0</td><td>0</td><td>0</td></tr><tr><td>        dutr6 (DSP48A1_Proje...</td><td>1</td><td>48</td><td>0</td><td>0</td><td>0</td></tr></tbody></table>								Name	Slice LUTs (134600)	Slice Registers (269200)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)	DSP48A1_Project	238	142	1	327	1	dutacarryout (DSP48A1_...	1	1	0	0	0	dutr1 (DSP48A1_Proj...	3	18	0	0	0	dutr2 (DSP48A1_Projec...	1	48	0	0	0	dutcarryin (DSP48A1_...	1	1	0	0	0	dutr3 (DSP48A1_Projec...	1	18	0	0	0	dutr4 (DSP48A1_Proje...	2	0	1	0	0	dutr5mode (DSP48A1...	228	8	0	0	0	dutr6 (DSP48A1_Proje...	1	48	0	0	0					
Name	Slice LUTs (134600)	Slice Registers (269200)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)																																																																			
DSP48A1_Project	238	142	1	327	1																																																																			
dutacarryout (DSP48A1_...	1	1	0	0	0																																																																			
dutr1 (DSP48A1_Proj...	3	18	0	0	0																																																																			
dutr2 (DSP48A1_Projec...	1	48	0	0	0																																																																			
dutcarryin (DSP48A1_...	1	1	0	0	0																																																																			
dutr3 (DSP48A1_Projec...	1	18	0	0	0																																																																			
dutr4 (DSP48A1_Proje...	2	0	1	0	0																																																																			
dutr5mode (DSP48A1...	228	8	0	0	0																																																																			
dutr6 (DSP48A1_Proje...	1	48	0	0	0																																																																			

# Implementation:



The image displays the Vivado IDE interface during the implementation stage. The top window shows a 2D grid of the device layout, with components labeled X0Y0 through X1Y4. The bottom window shows the Messages console, which contains several warnings and information messages. The Timing Summary window is also visible, showing the results of the timing analysis.

**Messages Console:**

- General Messages (2 status messages)
  - Design is defaulting to impl run constraint: constrs\_1 (1 more like this)
- Synthesis (42 warnings, 32 infos, 11 status messages)
  - Command: synth\_design -top DSP48A1\_Project -part xc7a200tfg1156-3 (10 more like this)
  - [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
  - [Synth 8-6157] synthesizing module 'DSP48A1\_Project' [DSP48A1\_Project.v:1] (6 more like this)
  - [Synth 8-6155] done synthesizing module 'DSP48A1\_Project\_reg' (1#1) [DSP48A1\_Project\_reg.v:1] (6 more like this)
  - [Synth 8-3331] design DSP48A1\_Project\_reg has unconnected port clk (40 more like this)
  - [Device 21-403] Loading part xc7a200tfg1156-3
  - [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Extra/Vivado\_Kareem\_Waseem/DSP48A1\_Project1/Constraints\_Project\_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [X:/DSP48A1\_Project\_propimpl.xdc]. Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used\_in\_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
  - [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [DSP48A1\_Project.v:80] (1 more like this)
  - [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [DSP48A1\_Project\_reg.v:31]
  - [Project 1-571] Translating synthesized netlist
  - [Netlist 29-17] Analyzing 207 Unisim elements for replacement
  - [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
  - [Project 1-570] Preparing netlist for logic optimization (1 more like this)
  - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
  - [Project 1-111] Unisim Transformation Summary:
    - No Unisim elements were transformed. (1 more like this)
  - [Common 17-83] Releasing license: Synthesis
  - [Constraints 18-5210] No constraint will be written out.
  - [Common 17-1381] The checkpoint D:/Extra/Vivado\_Kareem\_Waseem/DSP48A1\_Project1/DSP48A1\_Project1.runs/synth\_1/DSP48A1\_Project.dcp has been generated.
  - [runtcd-4] Executing : report\_utilization -file DSP48A1\_Project\_utilization\_synth.rpt -pb DSP48A1\_Project\_utilization\_synth.pb
  - [Common 17-206] Exiting Vivado at Thu Jul 25 20:56:15 2024...

**Timing Summary:**

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.289 ns	Worst Hold Slack (WHS): 0.057 ns	Worst Pulse Width Slack (WPWS): 3.950 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 8058	Total Number of Endpoints: 8042	Total Number of Endpoints: 5118

All user specified timing constraints are met.



