Student Name	
Section	
Department	
Academic ID	

Computer Organization and Architecture Sheet

Part 1: Answer the following questions

1. Given a hypothetical machine that has five memory and I/O instructions:

0001 = Load AC from memory

0010 = Store AC to memory

0011 = Load AC from I/O

0111 = Store AC to I/O

0101 = Add to AC from memory

In these cases, the 12-bit address identifies a particular I/O device. Show the content of IR for the following:

- 1. Load AC from I/O device 5.
- Add contents of memory location 940.
 Store AC to I/O device 6.


2021/2022

30204020200196

के के विश्व कि

30204020200196





3. Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields: the first byte contains the opcode and the remainder the immediate operand of operand address.

a. What is the maximum directly addressable memory capacity (in bytes)?

2021/2022

b. Discuss the impact on the system speed if the microprocessor bus has

i. a 32-bit local address bus and a 16-bit local data bus, or

ii. a 16-bit local address bus and a 16-bit local data bus.

c. How many bits are needed for the program counter (PC) and the instruction register (32)? fields: the first byte contains the opcode and the remainder the immediate operand or an




- 4. Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the program counter and the address registers are 16 bits wide) and having a 16-bit data bus.
 - a. What is the maximum memory address space that the processor can access directly if it is connected to a "16-bit memory"?
 - b. What is the maximum memory address space that the processor can access directly if it is connected to an "8-bit memory"?
 - c. What architectural features will allow this microprocessor to access a separate "I/O space"?
 - d. If an input and an output instruction can specify an 8-bit I/O port number, how many 8-bit I/O ports can the microprocessor support? How many 16-bit I/O ports? Explain.

2021/2022 2021/2022 2021/2022

عروب سيعازه عمره Consider a 32-bit microprocessor, with a 16-bit external data bus, driven by an 8-MHz input clock. Assume that this microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate across the bus that this microprocessor can sustain, in bytes/s? To increase its performance, would it be better to make its external data bus 32 bits or to double the external clock frequency supplied to the microprocessor?





- INPR: Input Register, 8 bits
- OUTR: Output Register, 8 bits
- FGI: Input Flag, 1 bit
- FGO: Output Flag, 1 bit
- IEN: Interrupt Enable, 1 bit

Keystroke input from the teletype and printer output to the teletype are controlled by the I/O module. The teletype is able to encode an alphanumeric symbol to an 8-bit word and decode an 8-bit word into an alphanumeric symbol.

- a. Describe how the processor, using the first four registers listed in this problem, can achieve I/O with the teletype.
- b. Describe how the function can be performed more efficiently by also employing IEN.

2021/2022 2021/2022 2021/2022


30204020200196 30204020200196 30204020200196

معايد كالأراث الثماية كالأولان


- 7. Consider two microprocessors having 8- and 16-bit-wide external data buses, respectively. The two processors are identical otherwise and their bus cycles take just as long.
 - a. Suppose all instructions and operands are two bytes long. By what factor do the maximum data transfer rates differ?
 - b. Repeat assuming that half of the operands and instructions are one byte long.

- manufacturer specifies that the width of the Write signal can be determined $b_y = 50$,

 - after the falling edge of the Write signal. What is the total duration of valid data



- 9. A microprocessor has an increment memory direct instruction, which adds 1 to the value in a memory location. The instruction has five stages: fetch opcode (four bus clock cycles), fetch operand address (three cycles), fetch operand (three cycles), add 1 to operand (three cycles), and store operand (three cycles).
 - a. By what amount (in percent) will the duration of the instruction increase if we have to insert two bus wait states in each memory read and memory write operation?
 - b. Repeat assuming that the increment operation takes 13 cycles instead of 3 cycles.






- 10. The Intel 8088 microprocessor has a read bus timing similar to that of the previous Figure but requires four processor clock cycles. The valid data is on the bus for an amount of time that extends into the fourth processor clock cycle. Assume a processor clock rate of 8-MHz.
 - a. What is the maximum data transfer rate?
 - b. Repeat but assume the need to insert one wait state per byte transferred.

11. The Intel 8086 is a 16-bit processor similar in many ways to the 8-bit 8088. The 8086 uses a 16-bit bus that can transfer 2 bytes at a time, provided that the lower-order byte has an even address. However, the 8086 allows both even- and odd-aligned word operands. If an odd-aligned word is referenced, two memory cycles, each consisting of four bus cycles, arequired to transfer the word. Consider an instruction on the 8086 that involves two 16-bit operands. How long does it take to fetch the operands? Give the range of possible answers. Assume a clocking rate of 4 MHz and no wait states. aligned word is referenced, two memory cycles, each consisting of four bus cycles, are

30204020200196

30204020200196








13. Represent the following decimal numbers in both binary sign/magnitude and twos complement using 16 bits:

a. +512
b. -29
2021/2022
2021/2022

$$a. +512$$

$$b_{2021/2022} - 29$$





- **a.** 1101011
- **b.** 0101101

ممح کزرت شمازته کورن





Another representation of binary integers that is sometimes encountered is ones complement. Positive integers are represented in the same way as sign magnitude. A negative integer is represented by taking the Boolean complement of each bit of the corresponding positive number.

2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022
2021/2022


- a. Provide a definition of ones complement numbers using a weighted sum of bits, similar to Equations (4.1) and (4.2).
- b. What is the range of numbers that can be represented in ones complement?
- c. Define an algorithm for performing addition in ones complement arithmetic.











- a. 6 + 13
- b. -6 + 13
- c. 6 13
- d. 6 13




2021/2022 2021/2022 2021/2022


19. Find the following differences using twos complement arithmetic:

- a. 111000 110011
- b. 11001100 101110
- c. 1111000011111 11001111100111













Use the Booth algorithm to multiply 23 (multiplicand) by 29 (multiplier), where each number is represented using 6 bits. $\frac{2021/2022}{2021/2022}$















- a. -5
- b. -6
- c. -1.5
- d. 384
- e. 1/16
- f. -1/32






2021/2022 2021/2022


2021/2022

30204020200196

30204020200196







2021/2022 2021/2022

2021/2022


26. Show how the following floating-point additions are performed (where significands are truncated to 4 decimal digits). Show the results in normalized form.

- a. $5.566 \times 10^2 + 7.777 \times 10^2$
- b. $3.344 \times 10^1 + 8.877 \times 10^{-2}$

30204020200196

30204020200196





a.
$$7.744 \times 10^{-3} - 6.666 \times 10^{-3}$$

b.
$$8.844 \times 10^{-3} - 2.233 \times 10^{-3}$$



28. Show how the following floating-point calculations are performed (where significands are truncated to 4 decimal digits). Show the results in normalized form a. $(2.255 \times 10^1) \times (1.234 \times 10^0)$ b. $(8.833 \times 10^2) \div (5.555 \times 10^4)$

a.
$$(2.255 \times 10^1) \times (1.234 \times 10^0)$$

b.
$$(8.833 \times 10^2) \div (5.555 \times 10^4)$$



29. Show in hex notation:

- a. a. The packed decimal format for 23
- b. b. The ASCII characters 23





0. For each of the following packed decimal numbers, show the decimal value:

- a. 0111 0011 0000 1001
- b. 0101 1000 0010

c. 0100 1010 0110

2021/2022


2021/2022



30204020200196

30204020200196






- a. Unsigned
- b. Sign-magnitude
- c. Ones complement
- d. Twos complement
- e. Unsigned packed decimal
- f. Signed packed decimal





30204020200196




 $X = (A + B \times C)/(D - E \times F)$

for each of the four machines. The instructions available for use are as follows:

0 Address	1 Address	2 Address	3 Address
PUSH M	LOAD M	MOVE $(X \leftarrow Y)$	MOVE $(X \leftarrow Y)$
POP M	STORE M	$ADD(X \leftarrow X + Y)$	$ADD (X \leftarrow Y + Z)$
ADD	ADD M	$SUB (X \leftarrow X - Y)$	SUB $(X \leftarrow Y - Z)$
SUB	SUB M	$MUL(X \leftarrow X \times Y)$	$MUL(X \leftarrow Y \times Z)$
MUL	MUL M	DIV $(X \leftarrow X/Y)$	DIV $(X \leftarrow Y/Z)$
DIV	DIV M		

2021/2022 2021/2022 2021/2022






- Word 20 contains 40.
- Word 30 contains 50.
- Word 40 contains 60.
- Word 50 contains 70.
- a) LOAD IMMEDIATE 20
- b) LOAD DIRECT 20
- c) LOAD INDIRECT 20
- d) LOAD IMMEDIATE 30
- e) LOAD DIRECT 30
- f) LOAD INDIRECT 30









- 35. An address field in an instruction contains decimal value 14. Where is the corresponding operand located for

 a) immediate addressing?
 b) direct addressing?
 c) indirect addressing?
 d) register addressing?
 e) register indirect addressing?





The first part of the first word indicates that this instruction loads a value into an accumulator. The Mode field specifies an addressing mode and, if appropriate, indicates a source register; assume that when used, the source register is R1, which has a value of 400. There is also a base register that contains the value 100. The value of 500 in location 201 may be part of the address calculation. Assume that location 399 contains the value 999, location 400 contains the value 1000, and so on. Determine the effective address and the operand to be loaded for the following address modes:

- a) Direct
- b) Immediate
- c) Indirect
- d) Register

10,02 Ailam 20,12 SAS

e) Register Indirect

2021/2022 2021/2022 2021/2022



Part 2: Select the correct answer 1. Which of the following isn't an example of architectural attributes c. I/O mechanisms a. instruction set d. Techniques for addressing memory b. control signal 2. The function called means that computer can store data, even if the computer is processing data on the fly. a. Data processing c. Data movement d. control b. Data storage are used to provide storage internal to the CPU. c. Registers a. Memory b. ALU d. None of the above Each location in memory contains a binary number that can be interpreted as a. an instruction c. either an instruction or data b. data d. None of the above 5. Given a memory organized as 16-bit words with 4 bits for the opcode and 12-bit for address. How many different opcodes? a. 8 c. 2048 $_{2021/2022}$ d. 4096 b_{121/}16₂ 2021/2022 contains the data to be written into memory or receives the data read from memory. a. MAR c. IR b. MBR d. P 7. Which of the following is an input to CPU module? a. Read/Write signals c. Address b. Interrupt signals d. None of the above Which of the following is an output of memory module? a. Read/Write signals c. Address 302ban2020tegrupt signals $_{3020402020019}$ d. None of the above

10. What is the clock cycle of 32-bit microprocessor with 8-MHz input clock?

a. 150 ns

a. Dedicated

b. Multiplexed

c. 100 ns

c. Indexed

d. None of the above

b. 125 ns

d. 75 ns

9. In bus, there are separate data and address lines in addition to control lines.

11.ln	arbitration, only a single hardwa	are (device controlling bus access.
a.	Distributed	c.	Cached
b.	Centralized	d.	None of the above
12.Which	of the following is a binary represe	nta	tion of decimal number -15 using sign
magnit	tude?		1 = 1 (1 = 25)
a.	10001111	c.	11110000
b.	11111111	d.	None of the above
13.Which	of the following is a binary represe	nta	tion of decimal number -1 using two's
comple	ement?		
a.	10000001	c.	0000001
b.	11111111	d.	None of the above
4.Given	a binary number 11111000 represen	ted	using two's complement. What is the
corres	ponding decimal value?		
a.	-7	c.	-8
b.	-248	d.	None of the above
15 Given	a dividend= 10010011 and divisor=1013	1. W	hat is the value of remainder?
a .	100	c.	101
b.	110	d.	None of the above
16.What	s_{1} the result of normalizing 111.1_{10}	2 ² ?	2021/2022
a.	0.111111×2^3	c.	1.1111×2^3
b.	1.11110×2^4	d.	None of the above
¹⁷ . To rep	resent -0.75 using 32-IEEE floating poi	int f	ormat, the biased exponent equals
a.	000000000000000000000000000000000000000	c.	1000000000000000000000
b.	000000000000000000000000001	d.	None of the above
To rep	resent -0.75 using 32-IEEE floating poi	int f	ormat, the fraction equals
a.	01111111	c.	11111111
b.	10111111	d.	None of the above
	resent $X = A - B$ using three address		
a.	One instruction 302040202001	C.	Three instruction
	Two instruction		None of the above
20. To rep	resent $A-B$ using one address instruc	tior	ns, it requires
a.	One instruction	c.	Three instruction
b.	Two instruction	d.	None of the above
21.What i	s the represent of representing 320 usi	ng _l	packed decimal?
a.	001100100000		b. 0000001100100000
	以中文化 。		
	305	<u>, </u>	

	c. 00110010	d.	. None of the above	J
22.	Each character in ASCII is repre	esented by a uniqu	ue Pattern.	
	a. 4-bit	C.	8-bit	
	b. 7-bit	d.	. 16-bit	ì
23.	The data transfer instruction r	nust specify		
	a. length of data	C.	source and destination operands	ą
	b. mode of addressing	d.	. All the above	
24.	What is the result of logical rig	tht shift by 3-bits fo	or 11110001?	
	a. 11111110	C.	00111110	
	b. 00011110	d.	. None of the above	
45.	What is the result of arithmeti	c right shift by 3-bi	its for 11110001?	
9	a. 11111110	C.	00111110	
Л	b. 00011110	d.	. None of the above	
26.	What is the result of left rotate	e by 3-bits for 1111	10001?	
4	a. 11000111	C.	00111110	
	b. 11100011	d.	. None of the above	
27.	In addressing modes notation,	the symbol n	means the content of memory location o	r
य	register.			
	2 021/ 2 022	_{2021/2022} C.	EA 2021/2022	
	b. R		. (X)	
Z }.	The immediate addressing mo	de requires	memory references to fetch data.	
	a. no	C.	two	
4	b. one	d.	. three	
29.	The relative addressing mode	is calledr	relative addressing.	
4	a. AC	C.	IR	
7	b. PC	d.	. MAR	
2().	The instruction length is affect	ed by		
	a. memory size	C.	processor speed	
A	b. bus structure	d.	. All the above 30204020200196	
		5520.0202020		

