


SPI (Serial Peripheral Interface)



```
2
     module SPI Master 32bit(
 3
         input wire start,
         input wire reset,
 4
 5
         input wire clk,
 6
         input wire [31:0] data in,
         output reg [31:0] data out,
         input wire MISO,
 8
         output reg MOSI,
 9
10
         output reg SCLK,
11
         output reg CS,
12
         output reg [31:0] shifter send,
13
         output reg [31:0] shifter recv
14
     );
15
         // Previous Value os SCLK
         // detect SCLK edge
16
17
         reg SCLK prev;
18
19
         always @(posedge clk or posedge reset) begin
             if (reset) begin
20
21
                  SCLK prev <= ∅;
22
             end
23
             else begin
24
                  SCLK prev <= SCLK;
25
             end
26
         end
27
         wire SCLK rising = (SCLK == 1 && SCLK prev == 0);
         wire SCLK_falling = (SCLK == 0 && SCLK_prev == 1);
28
```

```
wire SCLK rising = (SCLK == 1 && SCLK prev == 0);
         wire SCLK_falling = (SCLK == 0 && SCLK_prev == 1);
28
29
30
         // ===== New Signal =====
         reg SCLK EN; // to control SCLK
31
         // Clock Divider controlled by SCLK EN
32
         always @(posedge clk or posedge reset) begin
33 ▼
             if (reset)
34 ▼
                 SCLK <= 0;
35
             else if (SCLK EN)
36 ▼
37
                 SCLK <= ~SCLK;
38 ▼
             else
                 SCLK <= 0;
39
40
         end
41
42
         reg [5:0] bit cnt;
                                    // Counts 0 to 63 (32 bits * 2 edges)
43
         reg [1:0] state;
44
45
         parameter IDLE = 2'b00, TRANSFER = 2'b01, DONE = 2'b10;
46
         always @(posedge clk or posedge reset) begin
47 ▼
             if (reset) begin
48 ▼
49
                 CS <= 1;
                 SCLK EN <= 0;
50
                 MOSI <= ∅;
51
52
                 bit cnt <= 0;
                 shifter send <= 0;
53
                 shifter recv <= ∅;
54
                 data out <= 0;
55
56
                 state <= IDLE;</pre>
57
             end
             else begin
58 ▼
                 case (state)
59 ▼
                      IDLE: begin
60 ▼
                          if (bit_cnt < 32)begin
61 ▼
                              MOSI \leftarrow 0;
62
```

```
60
                       IDLE: begin
                            if (bit_cnt < 32)begin
61
62
                                MOSI <= 0;
                                SCLK EN <= ∅;
63
                                if (start) begin
64
                                    CS <= 0;
65
                                    SCLK EN <= 1;
66
                                    bit cnt <= 0;
67
                                     shifter_send <= data_in;</pre>
68
                                     shifter recv <= ∅;
69
70
                                    state <= TRANSFER;</pre>
71
                                end
72
                            end
73
                       end
74
75
                       TRANSFER: begin
                            if (bit cnt < 32)begin
76
                                if (SCLK falling) begin
77
78
                                    MOSI <= shifter send[31];</pre>
79
                                end
                                if (SCLK rising) begin
80
                                     shifter recv <= {shifter recv[30:0], MISO};
81
                                     shifter_send <= {shifter_send[30:0], 1'b0};</pre>
82
                                    bit cnt <= bit cnt + 1;
83
84
                                    if (bit_cnt == 31) begin
85
                                     state <= DONE;</pre>
86
                                     SCLK EN <= 0; // close SCLK
87
                                     end
88
89
                                end
90
                            end
91
                       end
92
93
                       DONE: begin
```

```
87
                                  enu
                             end
 90
 91
                         end
 92
 93 ▼
                         DONE: begin
 94
                             CS <= 1;
 95
                             SCLK_EN <= 0;
                             MOSI <= ∅;
 96
                             data_out <= shifter_recv;</pre>
 97
 98
                             state <= IDLE;</pre>
 99
                         end
                    endcase
100
101
               end
102
           end
103
     endmodule
104
```

SPI_Slave_32bit

```
1 ▼ module SPI Slave 32bit(
         input wire clk,
 2
 3
         input wire reset,
         input wire SCLK,
 4
 5
         input wire CS,
         input wire MOSI,
 6
         output reg MISO,
         output reg [31:0] data out,
 8
9
         input wire [31:0] data in,
         output reg [31:0] shifter recv,
10
         output reg [31:0] shifter send
11
12 ▼);
13
14
15
         // Previous Value os SCLK
16
         // detect SCLK edge
17
         reg SCLK prev;
18
19 ▼
         always @(posedge clk or posedge reset) begin
20 ▼
             if (reset) begin
21
                 SCLK prev <= 0;
22
             end
23 ▼
             else begin
                 SCLK prev <= SCLK;
24
25
             end
26
         end
         wire SCLK rising = (SCLK == 1 && SCLK prev == 0);
27
         wire SCLK_falling = (SCLK == 0 && SCLK prev == 1);
28
```

SPI Slave 32bit

```
wire SCLK rising = (SCLK == 1 \&\& SCLK prev == \emptyset);
2/
         wire SCLK falling = (SCLK == 0 && SCLK prev == 1);
28
29
30
31
         reg [5:0] bit cnt;
32
         reg [1:0] state;
33
         parameter IDLE = 2'b00, TRANSFER = 2'b01, DONE = 2'b10;
34
35
36 ▼
         always @(posedge clk or posedge reset) begin
              if (reset) begin
37 ▼
                  bit cnt <= 0;
38
39
                  shifter recv <= ∅;
                  shifter send <= ∅;
40
41
                  data out <= 0;
42
                  MISO <= 0;
43
                  state <= IDLE;</pre>
44
              end
              else begin
45 ▼
                  case (state)
46 ▼
47 ▼
                      IDLE: begin
                           if (!CS) begin // CS is active low
48 ▼
                               bit cnt <= 0;
49
                               shifter recv <= ∅;
50
51
                               shifter send <= data in;
```

SPI_Slave_32bit

```
51
                                 shifter send <= data in;
52
                                 state <= TRANSFER;</pre>
53
                            end
54
                        end
55
                        TRANSFER: begin
56 ▼
                            if (!CS) begin
57 ▼
                                 if (SCLK falling) begin
58 ▼
                                      // Prepare MISO on falling edge
59
                                     MISO <= shifter_send[31];
60
61
                                 end
62
                                 if (SCLK rising) begin
63 ▼
                                      // Capture MOSI on rising edge
64
                                      shifter recv <= {shifter recv[30:0], MOSI};</pre>
65
                                      shifter_send <= {shifter_send[30:0], 1'b0};</pre>
66
                                      bit_cnt <= bit_cnt + 1;
67
68
                                      if (bit cnt == 31)
69 ▼
70
                                          state <= DONE;</pre>
71
                                 end
72
                            end
                        end
74
75 ▼
                        DONE: begin
                            data out <= shifter recv;</pre>
76
77
                            state <= IDLE;</pre>
78
                        end
79
                   endcase
80
               end
81
          end
82
     endmodule
83
```

SPI_Top_Module

```
module SPI Top Module (
         input wire clk,
         input wire reset,
         input wire start,
         input wire [31:0] data in,
 5
         output wire [31:0] data_out,
 6
         input wire MISO,
         output wire MOSI,
8
         output wire SCLK,
         output wire CS
10
11
     );
12
         // Signals for connecting the Master and Slave
13
         wire [31:0] data from master;
14
         wire [31:0] data to master;
15
16
         // Instantiate the SPI Master module
17
         SPI Master 32bit master (
18
             .clk(clk),
19
             .reset(reset),
20
             .start(start),
21
             .data in(data in),
22
23
             .data out(data from master),
             .MISO(MISO),
24
25
             .MOSI(MOSI),
             .SCLK(SCLK),
26
             .cs(cs),
27
             .shifter_send(),
28
             .shifter recv()
29
```

SPI_Top_Module


```
30
         );
31
32
         // Instantiate the SPI Slave module
         SPI Slave 32bit slave (
33 ▼
              .clk(clk),
34
35
              .reset(reset),
              .SCLK(SCLK),
36
              .cs(cs),
37
              .MOSI(MOSI),
38
              .MISO(MISO),
39
40
              .data out(data out),
41
              .data in(data to master),
42
              .shifter recv(),
43
              .shifter send()
44
         );
45
46
         // Connecting the Master data out to the Slave data in
47
         assign data to master = data from master;
48
49
     endmodule
50
```

SPI_Testbench

```
1
 2 ▼ module tb SPI Top Module;
         reg clk;
 3
         reg reset;
 4
 5
         reg start;
         req [31:0] data in;
 6
         wire [31:0] data out;
         wire MOSI;
 8
         wire SCLK;
 9
         wire CS;
10
         wire MISO;
11
         // Clock generation
12
         initial begin
13 ▼
             clk = 0;
14
             forever #1 clk = ~clk; // 100MHz clock
15
16
         end
17
         // Instantiate the Top Module
18
         SPI Top Module uut (
19 ▼
              .clk(clk),
20
              .reset(reset),
21
              .start(start),
22
              .data in(data in),
23
              .data out(data out),
24
              .MOSI(MOSI),
25
              .MISO(MISO),
26
              .SCLK(SCLK),
27
              .cs(cs)
28
29
         );
30
```

SPI_Testbench

```
<u>)</u>;
29
31
        // Stimulus
32
        initial begin
            // Initial values
34
             reset = 1;
             #10 start=1;
             data in = 32'hA5A5A5A5;
             reset = 0;
38
             start = 1;
            // Send data
40
            $display("Time | clk | rst | start | CS | SCLK | MOSI | MISO | Master_In | Master_Out");
41
             $monitor("%4t | %b
                                  | %b | %b
                                                | %b | %b | %b
                                                                      | %b
                                                                                | %h
                                                                                          | %h",
42 ▼
                     $time, clk, reset, start, uut.CS, uut.SCLK, uut.MOSI, uut.MISO, uut.data_in, uut.data_out);
44
             #100;
             start = 0;
47
         end
```




It takes 32 SCLK Cycle then upload Output

SPI_testbench


Click here **Transcript_Modelsim**


Ė	Time	0	:lk	1	rst		start	t I	CS	5	SCI	LK		MOSI		MISO		Master_In	Mas	ster_Out
	10	1 0)	1 (0		1		1		0			0		0		a5a5a5a5		00000000
	11	1	L	1 (0		1		0		0			0		0		a5a5a5a5		00000000
	12	1 0)	1 (0		1		0		0			0		0		a5a5a5a5		00000000
	13	1	L	1 (0		1		0		1			0		0		a5a5a5a5		00000000
	14	1 0)	1 (0		1		0		1			0		0		a5a5a5a5		00000000
-	15	1	L	1 (0		1		0		0			0		0		a5a5a5a5		00000000
ŀ	16	1 0)	1 (0		1		0		0			0		0		a5a5a5a5		00000000
ŧ	17	1		1 (0		1		0		1			0		0		a5a5a5a5		00000000
	18	1 0)	1 (0		1		0		1			0		0		a5a5a5a5		00000000
	138 I	0		0		i Li	0	1	0	i	1		ı	1	i	0	i	a5a5a5a5		00000000
	130 139	1		0		•	0	- 1	0		ō		•	1	i	0	ł	a5a5a5a5		1 00000000
		_				•		- 1		- 1	_				ı	_	- 1			
	140	0		0		•	0		0		0			1	ı	0		a5a5a5a5		1 00000000
	141	Ţ		0		•	0	- 1	1	ı	0		•	0	ı	0		a5a5a5a5		25a5a5a5
	142	0		0			0		1		0			0		0		a5a5a5a5		25a5a5a5
	143	1		0			0		1		0			0		0		a5a5a5a5		25a5a5a5
		_	_	_		-	_	-	-	_	_			_	-	_	-			
	# 98	9	1	I	0		0		1		1 0			0		0		a5a5a5a5		25a5a5a5
	# 99	0	0		0		0		1		1 0			0		0		a5a5a5a5		25a5a5a5
	# 99	1	1		0		0		1		1 0			0		0		a5a5a5a5	1	25a5a5a5
	# 99	2	0	- 1	0		0		1		1 0			0		0		a5a5a5a5	1	25a5a5a5
	# 99	3	1		0		0		1		1 0			0		0		a5a5a5a5	- 1	25a5a5a5
	# 99	4	0		0		0		1		1 0			0		0		a5a5a5a5		25a5a5a5
	# 99	5	1	-1	0		0		1		0			0		0		a5a5a5a5	1	25a5a5a5
	# 99	6	0	- 1	0		0		1		1 0			0	I	0	1	a5a5a5a5		25a5a5a5
	# 99	7	1		0		0		1		0			0		0		a5a5a5a5		25a5a5a5
	# 99	8	0		0		0		1		1 0			0		0		a5a5a5a5	- 1	25a5a5a5
	# 99	9	1	- 1	0		0		1		1 0			0		0		a5a5a5a5		25a5a5a5

RTL



RTL





RTL

