


# SPI\_Project\_version\_1

---

*Eng\Ahmed Hamed Mohamed*



# SPI (Serial Peripheral Interface)



# SPI\_Master\_32bit

Click here [SPI\\_Master](#)

```
1
2  module SPI_Master_32bit(
3      input wire start,
4      input wire reset,
5      input wire clk,
6      input wire [31:0] data_in,
7      output reg [31:0] data_out,
8      input wire MISO,
9      output reg MOSI,
10     output reg SCLK,
11     output reg CS,
12     output reg [31:0] shifter_send,
13     output reg [31:0] shifter_recv
14 );
15     // Previous Value os SCLK
16     // detect SCLK edge
17     reg SCLK_prev;
18
19     always @(posedge clk or posedge reset) begin
20         if (reset) begin
21             SCLK_prev <= 0;
22         end
23         else begin
24             SCLK_prev <= SCLK;
25         end
26     end
27     wire SCLK_rising = (SCLK == 1 && SCLK_prev == 0);
28     wire SCLK_falling = (SCLK == 0 && SCLK_prev == 1);
29
```

# SPI Master 32bit

```
27 wire SCLK_rising = (SCLK == 1 && SCLK_prev == 0);
28 wire SCLK_falling = (SCLK == 0 && SCLK_prev == 1);
29
30 // ===== New Signal =====
31 reg SCLK_EN; // to control SCLK
32 // Clock Divider controlled by SCLK_EN
33 ▼ always @(posedge clk or posedge reset) begin
34 ▼     if (reset)
35         SCLK <= 0;
36 ▼     else if (SCLK_EN)
37         SCLK <= ~SCLK;
38 ▼     else
39         SCLK <= 0;
40 end
41
42
43 reg [5:0] bit_cnt; // Counts 0 to 63 (32 bits * 2 edges)
44 reg [1:0] state;
45 parameter IDLE = 2'b00, TRANSFER = 2'b01, DONE = 2'b10;
46
47 ▼ always @(posedge clk or posedge reset) begin
48 ▼     if (reset) begin
49         CS <= 1;
50         SCLK_EN <= 0;
51         MOSI <= 0;
52         bit_cnt <= 0;
53         shifter_send <= 0;
54         shifter_recv <= 0;
55         data_out <= 0;
56         state <= IDLE;
57     end
58 ▼     else begin
59 ▼         case (state)
60 ▼             IDLE: begin
61 ▼                 if (bit_cnt < 32)begin
62                     MOSI <= 0;
```

# SPI Master 32bit

```
60     IDLE: begin
61         if (bit_cnt < 32) begin
62             MOSI <= 0;
63             SCLK_EN <= 0;
64             if (start) begin
65                 CS <= 0;
66                 SCLK_EN <= 1;
67                 bit_cnt <= 0;
68                 shifter_send <= data_in;
69                 shifter_recv <= 0;
70                 state <= TRANSFER;
71             end
72         end
73     end
74
75     TRANSFER: begin
76         if (bit_cnt < 32) begin
77             if (SCLK_falling) begin
78                 MOSI <= shifter_send[31];
79             end
80             if (SCLK_rising) begin
81                 shifter_recv <= {shifter_recv[30:0], MISO};
82                 shifter_send <= {shifter_send[30:0], 1'b0};
83                 bit_cnt <= bit_cnt + 1;
84
85                 if (bit_cnt == 31) begin
86                     state <= DONE;
87                     SCLK_EN <= 0; // close SCLK
88                 end
89             end
90         end
91     end
92
93     DONE: begin
```

# SPI\_Master\_32bit

```
89         end
90     end
91 end
92
93 DONE: begin
94     CS <= 1;
95     SCLK_EN <= 0;
96     MOSI <= 0;
97     data_out <= shifter_recv;
98     state <= IDLE;
99 end
100 endcase
101 end
102 end
103 endmodule
104
```

# SPI\_Slave\_32bit

Click here [SPI\\_Slave](#)

```
1 ▼ module SPI_Slave_32bit(  
2     input wire clk,  
3     input wire reset,  
4     input wire SCLK,  
5     input wire CS,  
6     input wire MOSI,  
7     output reg MISO,  
8     output reg [31:0] data_out,  
9     input wire [31:0] data_in,  
10    output reg [31:0] shifter_recv,  
11    output reg [31:0] shifter_send  
12 ▼ );  
13  
14  
15    // Previous Value of SCLK  
16    // detect SCLK edge  
17    reg SCLK_prev;  
18  
19 ▼    always @(posedge clk or posedge reset) begin  
20 ▼        if (reset) begin  
21            SCLK_prev <= 0;  
22        end  
23 ▼        else begin  
24            SCLK_prev <= SCLK;  
25        end  
26    end  
27    wire SCLK_rising = (SCLK == 1 && SCLK_prev == 0);  
28    wire SCLK_falling = (SCLK == 0 && SCLK_prev == 1);  
29
```

## SPI Slave 32bit

```
27 | wire SCLK_rising = (SCLK == 1 && SCLK_prev == 0);
28 | wire SCLK_falling = (SCLK == 0 && SCLK_prev == 1);
29 |
30 |
31 | reg [5:0] bit_cnt;
32 | reg [1:0] state;
33 | parameter IDLE = 2'b00, TRANSFER = 2'b01, DONE = 2'b10;
34 |
35 |
36 ▼ always @(posedge clk or posedge reset) begin
37 ▼     if (reset) begin
38 |         bit_cnt <= 0;
39 |         shifter_rcv <= 0;
40 |         shifter_send <= 0;
41 |         data_out <= 0;
42 |         MISO <= 0;
43 |         state <= IDLE;
44 |     end
45 ▼     else begin
46 ▼         case (state)
47 ▼             IDLE: begin
48 ▼                 if (!CS) begin // CS is active low
49 |                     bit_cnt <= 0;
50 |                     shifter_rcv <= 0;
51 |                     shifter_send <= data_in;
```



# SPI Slave 32bit

```
51         shifter_send <= data_in;
52         state <= TRANSFER;
53     end
54 end
55
56 TRANSFER: begin
57     if (!CS) begin
58         if (SCLK_falling) begin
59             // Prepare MISO on falling edge
60             MISO <= shifter_send[31];
61         end
62
63         if (SCLK_rising) begin
64             // Capture MOSI on rising edge
65             shifter_recv <= {shifter_recv[30:0], MOSI};
66             shifter_send <= {shifter_send[30:0], 1'b0};
67             bit_cnt <= bit_cnt + 1;
68
69             if (bit_cnt == 31)
70                 state <= DONE;
71         end
72     end
73 end
74
75 DONE: begin
76     data_out <= shifter_recv;
77     state <= IDLE;
78 end
79 endcase
80 end
81 end
82
83 endmodule
84
```

# SPI\_Top\_Module

Click here [SPI\\_Top\\_Module](#)

```
1  module SPI_Top_Module (  
2      input wire clk,  
3      input wire reset,  
4      input wire start,  
5      input wire [31:0] data_in,  
6      output wire [31:0] data_out,  
7      input wire MISO,  
8      output wire MOSI,  
9      output wire SCLK,  
10     output wire CS  
11 );  
12  
13     // Signals for connecting the Master and Slave  
14     wire [31:0] data_from_master;  
15     wire [31:0] data_to_master;  
16  
17     // Instantiate the SPI Master module  
18     SPI_Master_32bit master (  
19         .clk(clk),  
20         .reset(reset),  
21         .start(start),  
22         .data_in(data_in),  
23         .data_out(data_from_master),  
24         .MISO(MISO),  
25         .MOSI(MOSI),  
26         .SCLK(SCLK),  
27         .CS(CS),  
28         .shifter_send(),  
29         .shifter_recv()  
30     );
```

# SPI\_Top\_Module

```
29         .shifter_recv()  
30     );  
31  
32     // Instantiate the SPI Slave module  
33     SPI_Slave_32bit slave (  
34         .clk(clk),  
35         .reset(reset),  
36         .SCLK(SCLK),  
37         .CS(CS),  
38         .MOSI(MOSI),  
39         .MISO(MISO),  
40         .data_out(data_out),  
41         .data_in(data_to_master),  
42         .shifter_recv(),  
43         .shifter_send()  
44     );  
45  
46     // Connecting the Master data_out to the Slave data_in  
47     assign data_to_master = data_from_master;  
48  
49     endmodule  
50
```

# SPI\_Testbench

Click here [SPI\\_Testbench](#)

```
1
2 ▼ module tb_SPI_Top_Module;
3     reg clk;
4     reg reset;
5     reg start;
6     reg [31:0] data_in;
7     wire [31:0] data_out;
8     wire MOSI;
9     wire SCLK;
10    wire CS;
11    wire MISO;
12    // Clock generation
13 ▼    initial begin
14        clk = 0;
15        forever #1 clk = ~clk; // 100MHz clock
16    end
17
18    // Instantiate the Top Module
19 ▼    SPI_Top_Module uut (
20        .clk(clk),
21        .reset(reset),
22        .start(start),
23        .data_in(data_in),
24        .data_out(data_out),
25        .MOSI(MOSI),
26        .MISO(MISO),
27        .SCLK(SCLK),
28        .CS(CS)
29    );
30
```


# SPI\_Testbench

```
28     .cs(cs)
29 );
30
31
32 // Stimulus
33 initial begin
34     // Initial values
35     reset = 1;
36     #10 start=1;
37     data_in = 32'hA5A5A5A5;
38     reset = 0;
39     start = 1;
40     // Send data
41     $display("Time | clk | rst | start | CS | SCLK | MOSI | MISO | Master_In | Master_Out");
42     $monitor("%4t | %b | %b | %b | %b | %b | %b | %b | %h | %h",
43             $time, clk, reset, start, uut.CS, uut.SCLK, uut.MOSI, uut.MISO, uut.data_in, uut.data_out);
44     #100;
45     start = 0;
46
47 end
48
49 endmodule
```



# SPI\_testbench

Click here [Clear\\_Photo](#)




**It takes 32 SCLK Cycle then upload Output**

# SPI\_testbench



Click here [Transcript\\_Modelsim](#)

#	Time	clk	rst	start	CS	SCLK	MOSI	MISO	Master_In	Master_Out
#	10	0	0	1	1	0	0	0	a5a5a5a5	00000000
#	11	1	0	1	0	0	0	0	a5a5a5a5	00000000
#	12	0	0	1	0	0	0	0	a5a5a5a5	00000000
#	13	1	0	1	0	1	0	0	a5a5a5a5	00000000
#	14	0	0	1	0	1	0	0	a5a5a5a5	00000000
#	15	1	0	1	0	0	0	0	a5a5a5a5	00000000
#	16	0	0	1	0	0	0	0	a5a5a5a5	00000000
#	17	1	0	1	0	1	0	0	a5a5a5a5	00000000
#	18	0	0	1	0	1	0	0	a5a5a5a5	00000000
...										
	138	0	0	0	0	1	1	0	a5a5a5a5	00000000
	139	1	0	0	0	0	1	0	a5a5a5a5	00000000
	140	0	0	0	0	0	1	0	a5a5a5a5	00000000
	141	1	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
	142	0	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
	143	1	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
...										
#	989	1	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
#	990	0	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
#	991	1	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
#	992	0	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
#	993	1	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
#	994	0	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
#	995	1	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
#	996	0	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
#	997	1	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
#	998	0	0	0	1	0	0	0	a5a5a5a5	25a5a5a5
#	999	1	0	0	1	0	0	0	a5a5a5a5	25a5a5a5

# RTL



# RTL



# RTL

