



# ELECTRONIC DESIGN AUTOMATION



AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING I-CREDIT  
HOURS ENGINEERING PROGRAMS COMPUTER ENGINEERING AND  
SOFTWARE SYSTEMS PROGRAM  
2023-2024

---

## Verilog Lint Project

---

ELECTRONIC DESIGN AUTOMATION  
CSE 312

Name	ID
Ahmed Nezar Ahmed Hussien	21P0025
AbdulRahman Hesham Kamel Seleim Abduallah	21P0153
Kirrollos Ehab Magdy Halim	21P0006
Farida Waleed Mohamed Mohamed Fakhry	21P0167
Yasmina Nasser Hamam Abdelfadeel	21P0211
Monica Hany Makram Derias	21P0173
Patrick Ramez Eskander Bolous	21P0180

*Course Coordinator:*

Dr. Eman El Mandoh & Eng. Kareem Waseem

# Contents

<b>1 Abstract</b>	<b>1</b>
<b>2 Introduction</b>	<b>1</b>
2.1 Project Structure . . . . .	1
2.2 Project Objectives . . . . .	1
<b>3 Verilog Cases</b>	<b>2</b>
3.1 Edge Cases module . . . . .	2
3.2 Vector Input module . . . . .	3
3.3 CaseZ Parallel Case Module . . . . .	4
3.4 Sequential Case Module . . . . .	5
3.5 Unreachable Blocks module . . . . .	6
3.6 Uninitialized Register module . . . . .	7
3.7 Inferring Latches module . . . . .	8
3.8 Unreachable State module . . . . .	9
3.9 Incomplete Case Module . . . . .	11
3.10 Non-Parallel Z Module . . . . .	12
3.11 Non-Parallel X Module . . . . .	13
3.12 Full Case Module . . . . .	14
3.13 MultipleDrivers Module . . . . .	15
3.14 MultipleDrivers2 Module Code . . . . .	16
3.15 Arithmetic Overflow module . . . . .	17
3.16 CombinationalFeedbackLoop Module . . . . .	18
<b>4 Checkers</b>	<b>19</b>
4.1 Verilog Parser in Python . . . . .	19
4.2 Components . . . . .	19
4.2.1 Verilog Code Reader and Analyzer . . . . .	19
4.2.2 Static Checker Engine . . . . .	20
4.2.3 Report Generator . . . . .	21
4.3 Implementation Details . . . . .	22
4.3.1 Utility Functions . . . . .	22
4.3.2 Uninitialized register . . . . .	25
4.3.3 Multiple Drivers . . . . .	32
4.3.4 Non-Full Case checker . . . . .	38
4.3.5 Non-Parallel Case checker . . . . .	43
4.3.6 Arithmetic Overflow . . . . .	50
4.3.7 Inferring latch . . . . .	53
4.3.8 Unreached Block . . . . .	63
<b>5 Results Generated</b>	<b>69</b>
5.1 Non-Full Case . . . . .	69
5.2 Uninitialized Register . . . . .	70
5.3 Unreachable Block . . . . .	71
5.4 Inferring Latches . . . . .	72
5.5 Multi driven Variables . . . . .	73
5.6 Arithmetic Overflow . . . . .	74
5.7 Non Parallel Case . . . . .	75

<b>6 Limitations</b>	<b>76</b>
6.1 Unreachable Block . . . . .	76
6.2 Non-Full/Parallel Case . . . . .	76
6.3 Inferring Latches . . . . .	76
6.4 Uninitialized Registers . . . . .	76
6.5 Arithmetic Overflow . . . . .	76
6.6 Multiple Drivers . . . . .	76

# 1 Abstract

The project aims to address the imperative need for enhanced reliability and correctness in digital hardware designs by introducing a powerful Static Verilog Design Checker. Focused on the Design Under Test (DUT) and unburdened by the necessity of a testbench, VeriGuard aims to identify and pinpoint potential design flaws early in the development cycle. This tool's primary objectives include detecting critical violations such as Arithmetic Overflow, Unreachable Blocks, Unreachable FSM State, Un-initialized Registers, Multi-Driven Bus/Registers, Non Full/Parallel Case, and the elusive Infer Latch. Operating on a single Flatten Module, VeriGuard embraces simplicity, ensuring an efficient approach to static analysis in the area of Verilog-based hardware design.

## 2 Introduction

The VeriGuard project aims for reliability and correctness of Verilog code and The ensure the early detection of potential design flaws.

### 2.1 Project Structure

The VeriGuard project is composed of:

1. **Parser:** The parser component is responsible for analyzing Verilog code, extracting relevant information, and preparing it for further analysis. It serves as the initial step in the static analysis process.
2. **Static Checker Engine:** The core of VeriGuard, the static checker engine, houses the algorithms and logic necessary for detecting various violations within the parsed Verilog code.
3. **Report Generator:** The report generator is a crucial component that transforms the results of the static analysis into a comprehensible format. It produces a text file demonstrating essential information, including the checks' names, the specific lines of code where violations occur, and the signals/variables impacted.

### 2.2 Project Objectives

The core objectives of VeriGuard are to detect and highlight various critical violations that could compromise the integrity of a digital hardware design. These violations encompass the following:

1. **Arithmetic Overflow:** This violation occurs when arithmetic operations result in a value that exceeds the maximum representable size for a given data type.
2. **Unreachable Blocks:** Identifying unreachable code blocks is crucial for eliminating redundant sections of the design that may never be executed.
3. **Unreachable FSM State:** In the context of Finite State Machines (FSMs), VeriGuard ensures that all defined states are reachable. Detection of unreachable FSM states is vital for preventing unintended and potentially hazardous system behavior.
4. **Un-initialized Registers:** Detecting un-initialized registers is crucial to ensuring predictable and stable system behavior from the outset.
5. **Multi-Driven Bus/Registers:** Addressing the complexities of bus and register interactions, Identifying instances where a bus or register is driven by multiple conflicting sources. This detection prevents contention issues and enhances design robustness.
6. **Non Full/Parallel Case:** Analyzing case statements to ensure completeness and parallelism. Detection of non-full or non-parallel cases ensures that all possible conditions are considered, avoiding unintended consequences due to incomplete case coverage.

### 3 Verilog Cases

In simpler terms, this property ensures that when the system is in the state of displaying the balance (state == 2) and the operation is a balance display (operation == 3), the next state should have a balance equal to the balance stored in the database for the account index preceding the current account index. This is a common kind of property used to check correctness in digital design verification.

#### 3.1 Edge Cases module

**Code Snippet:**

```
1 module Edge_Cases (data_out);
2     output reg data_out;
3     reg A;
4
5     always @(*)
6     begin
7         case (A):
8             1'b0: A = 1'b1;
9             1'b1: A = 1'b0;
10        endcase
11    end
12 endmodule
```

**Description:**

- **Module Declaration:** The module is named `Edge_Cases`, with a single output port `data_out`.
- **Port Definition:**
  - `data_out` is an output port declared as a register (`reg`), used for storing the output value.
- **Internal Register:**
  - `A` is a register used in the module.
- **Always Block:**
  - Triggered on any change in the sensitivity list (\*).
  - Contains a case statement that updates the value of `A` based on its current value.
- **Output Logic:**
  - The module doesn't have a direct output (`data_out`). It seems the intention is to modify the value of `A` based on the case statement.

## 3.2 Vector Input module

Code Snippet:

```
1 module Vector_Input (data_out);
2   output reg [1:0] data_out;
3   reg [1:0] A;
4
5   always @(*)
6   begin
7     case (A):
8       2'b00: A = 2'b1;
9       2'b01: A = 2'b0;
10    endcase
11  end
12 endmodule
```

Description:

- **Module Declaration:** The module is named `Vector_Input`, with a single output port `data_out`.
- **Port Definition:**
  - `data_out` is an output port declared as a vector (`reg [1:0]`), used for storing the output value.
- **Internal Register:**
  - `A` is a vector register used in the module (`reg [1:0]`).
- **Always Block:**
  - Triggered on any change in the sensitivity list (\*).
  - Contains a case statement that updates the value of `A` based on its current value.
- **Output Logic:**
  - The module updates the value of `A` based on the case statement, effectively swapping the bits in the vector.

### 3.3 CaseZ Parallel Case Module

Code Snippet:

```
1 module CaseZ_Parallel_Case(A);
2     input reg [3:0] A;
3     reg [1:0] F;
4
5     always @(*)
6     begin
7         casez(A)
8             4'b???1: F = 2'b00;
9             4'b??1?: F = 2'b01;
10            4'b?1??: F = 2'b10;
11            4'b1????: F = 2'b11;
12        endcase
13    end
14 endmodule
```

Description:

- **Module Declaration:** The module is named CaseZ\_Parallel\_Case with a single input port A and an output register F (2 bits).
- **Port Definition:**
  - A: Input port, a 4-bit register.
  - F: Output register, 2 bits.
- **Always Block:**
  - Triggered on any change in A.
  - Uses casez statement to define logic based on the patterns in A.

### 3.4 Sequential Case Module

Code Snippet:

```
1 module Sequential_Case(t);
2     input reg [3:0] t;
3
4     always @(*)
5     begin
6         case (t)
7             4'b0000: t = 4'b0001;
8             4'b0001: t = 4'b0010;
9         endcase
10    end
11 endmodule
```

Description:

- **Module Declaration:** The module is named Sequential\_Case with a single input port t.
- **Port Definition:**
  - t: Input port, a 4-bit register.
- **Always Block:**
  - Triggered on any change in t.
  - Uses a case statement to define sequential logic based on the value of t.
  - When t is 4'b0000, it updates t to 4'b0001.
  - When t is 4'b0001, it updates t to 4'b0010.
  - There is no default case or break statement, so this logic will continuously execute for any other values of t, potentially leading to an infinite loop.

### 3.5 Unreachable Blocks module

Code Snippet:

```
1 module UnreachableBlocks(data_out);
2     output reg data_out;
3     reg reach;
4     wire state;
5
6     initial
7     begin
8         reach = 1'b1;
9     end
10
11    always @ (state)
12    begin
13        if (reach == 2'b0)
14            begin
15                data_out = 1'b1;
16            end
17        else
18            begin
19                data_out = 1'b0;
20            end
21    end
22 endmodule
```

Description:

- **Module Declaration:** The module is named `UnreachableBlocks`, with a single output port `data_out` declared as a register.
- **Port Definition:**
  - `data_out` is an output register used for storing the output value.
- **Internal Register:**
  - `reach` is a register initialized to `1'b1` and controls the output.
- **Initial Block:**
  - Sets the initial value of `reach` to `1'b1`.
- **Always Block:**
  - Triggered on changes of `state`. Contains a conditional statement checking `reach`. The condition `reach == 2'b0` is unreachable due to a bit size mismatch.
- **Output Logic:**
  - `data_out` is set to `1'b1` if the unreachable condition is met; otherwise, it's set to `1'b0`.

## 3.6 Uninitialized Register module

**Code Snippet:**

```
1 module UninitializedRegister(data_out);
2     reg data;
3     output reg data_out;
4     assign data_out = data;
5 endmodule
```

**Description:**

- **Module Declaration:**

- The module is named `UninitializedRegister`, primarily used for simulation or synthesis in digital design.

- **Register and Output Declaration:**

- `data`: A register (`reg`) that serves as an internal storage element. It is not initialized within the module, meaning its initial value is indeterminate.
- `data_out`: An output port declared as a register (`reg`). It is used to store and output the value of `data`.

- **Continuous Assignment:**

- The statement `assign data_out = data;` is a continuous assignment that directly connects the value of the `data` register to the `data_out` output. This means `data_out` will always reflect the current value of `data`.

- **Lack of Initialization:**

- The `data` register is not initialized within the module. This can lead to unpredictable behavior in simulation and synthesis because its initial value is unknown.

- **No Input or Control Logic:**

- The module lacks input ports or any internal logic to modify or control the value of `data`. Without external intervention or additional code, `data` will remain at its uninitialized value.

- **Potential Synthesis Issues:**

- In a synthesis context, uninitialized registers can be a source of design issues. Synthesis tools might treat such registers in different ways, potentially leading to inconsistent behavior.

- **Usage Context:**

- This module could be part of a larger design or used for educational purposes to demonstrate the behavior of uninitialized registers. However, in practical applications, it's important to initialize registers to ensure predictable and reliable behavior.

### 3.7 Inferring Latches module

Code Snippet:

```
1 module InferringLatches(enable, Data, out);
2     input wire enable, Data
3     output reg out;
4
5     always @(enable)
6     begin
7         if (enable)
8             begin
9                 out = Data;
10            end
11        end
12    endmodule
```

Description:

- **Module Declaration:**

- The module is called `InferringLatches`, suitable for use in digital design simulations or synthesis.

- **Port Definitions:**

- `enable`: An input port of type `wire`, acting as a control signal.
- `Data`: Another input port of type `wire`, representing the data input.
- `out`: An output port declared as a register (`reg`), used for storing and outputting the data value.

- **Latch Inference:**

- The `always @enable` block triggers only on changes to the `enable` signal. This is indicative of a level-sensitive latch.
- Within this block, `out` is assigned the value of `Data` only when `enable` is high (`if (enable)`). When `enable` is low, `out` retains its previous value, which is characteristic behavior of a latch.

- **Partial Sensitivity List:**

- The sensitivity list of the `always` block includes only `enable` and not `Data`. This means changes in `Data` will not trigger the block unless `enable` also changes.

- **Implicit Latch Creation:**

- Due to the partial sensitivity list and the conditional assignment inside the `always` block, this code infers the creation of a latch, rather than a flip-flop. This is an important distinction in digital design, as latches are level-sensitive and can lead to different behavior than edge-triggered flip-flops.

- **Design Considerations:**

- Latches are often inferred unintentionally in Verilog and can lead to design issues like increased power consumption, timing problems, and difficulties in meeting timing constraints in synchronous designs.
- It's generally recommended to avoid unintentional latch creation in synchronous designs and to be explicit about latch usage.

### 3.8 Unreachable State module

Code Snippet:

```
1 module UnreachableState(clk, state_out);
2     input clk;
3     output reg [1:0] state_out;
4     reg [1:0] current_state, next_state;
5     localparam [1:0] S1 = 2'b00 ;
6     localparam [1:0] S2 = 2'b01 ;
7     localparam [1:0] S3 = 2'b10 ;
8
9     always @(posedge clk)
10    begin
11        current_state <= next_state;
12    end
13
14    always @(*)
15    begin
16        case (current_state)
17            S1:
18                begin
19                    next_state <= S2;
20                end
21            S2:
22                begin
23                    next_state <= S1;
24                end
25            S3:
26                begin
27                    next_state <= S1;
28                end
29        endcase
30        state_out = current_state;
31
32    end
33 endmodule
```

Description:

- **Module Declaration:**
  - Named UnreachableState, with `clk` as an input and `state_out` as a 2-bit output.
- **Input and Output:**
  - `clk`: An input clock signal.
  - `state_out`: A 2-bit output register that holds the current state of the state machine.
- **Registers:**
  - `current_state` and `next_state`: 2-bit registers used to hold the current and next states of the state machine.

- **State Definitions:**

- S1, S2, and S3 are local parameters representing three states of the state machine, encoded as 2-bit values.

- **Sequential Logic Block:**

- An `always @(posedge clk)` block updates `current_state` with `next_state` at every positive edge of the clock. This block is responsible for the state transition.

- **Combinational Logic Block:**

- An `always @(*)` block determines the next state based on the current state. It uses a `case` statement to define state transitions:

- \* From S1 to S2.
    - \* From S2 to S1.
    - \* From S3 to S1.

- `state_out` is set to the value of `current_state`, reflecting the current state externally.

- **Issue with Unreachable State:**

- The state S3 is never reached in normal operation. The state machine transitions only between S1 and S2. As there are no conditions or paths leading to S3, it remains an unreachable state in this design.

- **Lack of Initialization:**

- The registers `current_state` and `next_state` are not initialized. Without initialization, the starting state of the state machine is indeterminate, which could lead to unpredictable behavior.

- **Design Implications:**

- The unreachable state (S3) indicates either an oversight in the state transition logic or an incomplete design. It's essential to ensure that all defined states are reachable and serve a purpose in the state machine.
  - For practical applications, it's important to initialize the state machine to a known state, often the initial or reset state.

### 3.9 Incomplete Case Module

Code Snippet:

```
1 module Incomplete_Case(y_out);
2     output reg [1:0] y_out;
3     reg [1:0] x, y;
4
5     always @(*)
6     begin
7         case(x)
8             2'b00: y = 1'b00;
9             2'b01: y = 1'b01;
10            endcase
11            y_out = y;
12        end
13    endmodule
```

Description:

- **Module Declaration:** The module is named `Incomplete_Case` with a single output port `y_out`.
- **Port Definition:**
  - `y_out`: Output port declared as a 2-bit register (`reg`).
- **Internal Registers:**
  - `x` and `y` are 2-bit registers.
- **Always Block:**
  - Triggered on any change in `x`.
  - Uses a `case` statement to define logic based on the value of `x`.
  - Defines cases for `2'b00` and `2'b01`.
  - Missing cases for `2'b10` and `2'b11` are commented as incomplete.
- **Output Logic:**
  - Assigns the value of `y` to `y_out`.

### 3.10 Non-Parallel Z Module

Code Snippet:

```
1 module NonParallelZ(x);
2   input [1:0] x;
3   reg [1:0] y;
4   always @(*)
5 begin
6   casez (x)
7     2'b?: y = 1'b00;
8     2'b?: y = 1'b01;
9     2'b?: y = 1'b10;
10    2'b?: y = 1'b11;
11  endcase
12 end
13 endmodule
```

Description:

- **Module Declaration:** The module is named NonParallelZ with a single input port x.
- **Port Definition:**
  - x: Input port, a 2-bit vector.
- **Internal Registers:**
  - y is a 2-bit register.
- **Always Block:**
  - Triggered on any change in x.
  - Uses a casez statement to define logic based on the pattern in x.
  - Cases are defined with wildcard (?) for non-specified bits in x.
  - Each case assigns a specific value to y.

### 3.11 Non-Parallel X Module

Code Snippet:

```
1 module NonParallelX(x);
2     input [1:0] x;
3     reg [1:0] y;
4     always @(*)
5     begin
6         casex (x)
7             2'bxx: y = 1'b00;
8             2'bxx: y = 1'b01;
9             2'bxx: y = 1'b10;
10            2'bxx: y = 1'b11;
11        endcase
12    end
13 endmodule
```

Description:

- **Module Declaration:** The module is named NonParallelX with a single input port x.
- **Port Definition:**
  - x: Input port, a 2-bit vector.
- **Internal Registers:**
  - y is a 2-bit register.
- **Always Block:**
  - Triggered on any change in x.
  - Uses a casex statement to define logic based on the pattern in x.
  - Cases are defined with wildcard (x) for non-specified bits in x.
  - Each case assigns a specific value to y.

## 3.12 Full Case Module

Code Snippet:

```
1 module Full_Case(y_out);
2   output reg [1:0] y_out;
3   reg [1:0] x, y;
4
5   always @(*)
6   begin
7     case(x)
8       2'b00: y = 1'b00;
9       2'b0?: y = 1'b01;
10      2'b?0: y = 1'b10;
11      default: y = 1'b11;
12    endcase
13    y_out = y;
14  end
15 endmodule
```

Description:

- **Module Declaration:**

- The module is called `Full_Case`, designed for use in digital logic systems.

- **Output Declaration:**

- `y_out`: A 2-bit output register used to output the value of `y`.

- **Internal Registers:**

- `x` and `y`: 2-bit registers used for internal logic operations. Note that `x` is not assigned any input and is not initialized, which might lead to undefined behavior.

- **Combinational Logic Block:**

- An `always @(*)` block, indicating combinational logic that updates its output whenever its input changes.
  - The `case` statement inside the block handles different values of `x`:

- \* When `x` is `2'b00`, `y` is set to `1'b00`.
    - \* When the first bit of `x` is 0, `y` is set to `1'b01`.
    - \* When the second bit of `x` is 0, `y` is set to `1'b10`.
    - \* The `default` case is added to handle all other cases; `y` is set to `1'b11`.

- `y_out` is assigned the value of `y` outside the `case` statement.

### 3.13 MultipleDrivers Module

Code Snippet:

```
1 module MultipleDrivers(myIn, outputVar);
2     input [1:0] myIn;
3     output reg [1:0] outputVar;
4     reg myReg;
5
6     always @(*)
7     begin
8         myReg = myReg + 1;
9         myReg = 1'b0;
10    end
11
12    always @(*)
13    begin
14        outputVar = myIn;
15    end
16 endmodule
```

Description:

- **Module Declaration:** The module is named `MultipleDrivers`, suitable for digital logic applications.

- **Input and Output:**

- `myIn`: A 2-bit input vector.
- `outputVar`: A 2-bit output register.

- **Internal Register:**

- `myReg`: A 1-bit register used in the first always block.

- **First Always Block (Combinational Logic):**

- Triggered by any changes in its inputs, as indicated by `@(*)`.
- Contains conflicting assignments to `myReg`:
  - \* `myReg = myReg + 1;`: This line attempts to increment `myReg`, a sequential operation placed in a combinational block.
  - \* `myReg = 1'b0;`: This immediately resets `myReg` to 0 in the same always block, potentially overriding the previous increment operation.
- The conflicting assignments can lead to race conditions or unpredictable behavior and are not recommended in combinational logic.

- **Second Always Block (Combinational Logic):**

- Also triggered by any changes in its inputs.
- Assigns the value of `myIn` to `outputVar`, a straightforward and correct operation for combinational logic.

### 3.14 MultipleDrivers2 Module Code

```
1 module MultipleDrivers2 (input [1:0] x, output out2);
2     input [1:0] myIn;
3
4     assign out2 = 0'b1;
5
6     always @(*)
7     begin
8         out2 = myIn[0];
9     end
10
11 endmodule
```

#### Description

- **Module Declaration:** The module is named `MultipleDrivers2`, suitable for digital logic applications.
- **Input and Output:**
  - `myIn`: A 2-bit input vector.
  - `out2`: A 2-bit output register.
- **Internal Register:**
  - `myReg`: A 1-bit register used in the first always block.
- **First Always Block (Combinational Logic):**
  - Triggered by any changes in its inputs, as indicated by `@(*)`.
  - Contains conflicting assignments to `myReg`:
    - \* `myReg = myReg + 1;`: This line attempts to increment `myReg`, a sequential operation placed in a combinational block.
    - \* `myReg = 1'b0;`: This immediately resets `myReg` to 0 in the same always block, potentially overriding the previous increment operation.
  - The conflicting assignments can lead to race conditions or unpredictable behavior and are not recommended in combinational logic.
- **Second Always Block (Combinational Logic):**
  - Also triggered by any changes in its inputs.
  - Assigns the value of `myIn` to `out2`, a straightforward and correct operation for combinational logic.

### 3.15 Arithmetic Overflow module

Code Snippet:

```
1 module ArithmeticOverflow(a,b,result);
2     input reg [3:0] a, b;
3     output reg [3:0] result;
4
5     assign result = a + b;
6 endmodule
```

Description:

- **Module Declaration:**

- The module is named `ArithmeticOverflow`, indicating its purpose in demonstrating arithmetic operations, specifically addition.

- **Input and Output:**

- `a` and `b`: 4-bit input registers intended to hold the operands for the addition.
- `result`: A 4-bit output register intended to store the result of the addition.

- **Arithmetic Operation:**

- The line `assign result = a + b;` performs the addition of `a` and `b`.

- **Critical Issue - Overflow:**

- The result of adding two 4-bit numbers can be a 5-bit number in case of an overflow. For example, adding `1111` (15 in decimal) and `0001` (1 in decimal) results in `10000` (16 in decimal), which is a 5-bit number.
- However, `result` is declared as a 4-bit register, meaning it can only store the lower 4 bits of the addition result. This leads to an overflow issue where the most significant bit (MSB) of the result is lost or truncated, resulting in incorrect or unintended values.

- **Incompatible Assignment:**

- The `assign` statement is used incorrectly here. The `assign` keyword is meant for continuous assignments to wires, not registers. Since `result` is declared as a `reg`, the correct approach would be to use an `always` block for the assignment.

- **Design Considerations and Fixes:**

- To correctly handle potential overflows, `result` should be declared with sufficient bits to accommodate the maximum possible sum (in this case, 5 bits).
- To resolve the incompatible assignment issue, change `result` to a wire or use an `always` block for the assignment.
- If overflow detection is required, additional logic needs to be implemented to detect when the sum exceeds the capacity of the 4-bit `result`.

### 3.16 CombinationalFeedbackLoop Module

**Code Snippet:**

```
1 module CombinationalFeedbackLoop(a, b);
2     input a;
3     reg b;
4
5     always @(*)
6     begin
7         b = b + a;
8     end
9 endmodule
```

**Description:**

- **Module Declaration:**
  - The module is named `CombinationalFeedbackLoop`, indicating a combinational circuit with feedback.
- **Input and Output:**
  - `a`: Single-bit input.
  - `b`: Single-bit register, representing the output.
- **Combinational Logic Block:**
  - The `always @(*)` block signifies combinational logic, where the output is updated whenever the input (`a`) changes.
  - The logic operation `b = b + a;` adds the input `a` to the current value of `b` and assigns the result back to `b`.
  - This represents a feedback loop as the value of `b` is influenced by its own previous value.
- **Feedback Loop Considerations:**
  - Creating feedback loops in combinational logic is generally discouraged in digital design because it can lead to unpredictable behavior and timing issues.
  - In this case, changes in `b` immediately affect the calculation of the next value of `b`, potentially causing unexpected results.
- **Suggested Improvement:**
  - If sequential behavior or feedback is desired, consider using a clocked always block (`always @(posedge clk)` or similar) to ensure a well-defined and predictable update sequence.

## 4 Checkers

### 4.1 Verilog Parser in Python

The Verilog Parser, developed as a Python script, is designed to analyze and process Verilog code effectively. Its primary function is to parse the code, identifying and reporting common errors or deviations from established Verilog coding standards. By performing a detailed examination of the Verilog file, the script detects issues like unreachable blocks, uninitialized registers, inferring latches, and multiple drivers among others. This Python-based tool significantly contributes to ensuring code quality and adherence to the best practices prescribed for Verilog programming, thereby facilitating a more efficient and error-free code development process.

### 4.2 Components

#### 4.2.1 Verilog Code Reader and Analyzer


The Verilog Code Reader and Analyzer is a critical component of the Python script, primarily responsible for opening and reading the Verilog file, and then systematically analyzing its contents. This component acts as the foundational step in parsing, breaking down the Verilog source code into manageable segments for further inspection and issue identification.

##### Functionality:

- **File Reading:** Opens and reads the Verilog file line by line, preparing the code for analysis.
- **Module Counting and Listing:** Counts the number of modules and organizes code into segments for individual analysis, facilitating the detailed inspection of each module's hierarchy and structure.
- **Comment Handling:** Strips out comments and cleans the code to ensure that only relevant Verilog constructs are analyzed, providing clarity and focus in subsequent steps.

##### Challenges Addressed:

- **Complex Syntax and Structure Handling:** Manages and interprets the various complex constructs of Verilog, such as module declarations, input/output ports, and signal assignments.
- **Robust Error Identification:** Effectively identifies common issues in the code, including unreachable blocks, uninitialized registers, and potential latches, among others. This helps in ensuring a thorough review against best practices and standard conventions in Verilog programming.



A screenshot of a terminal window displaying a Python script. The script defines a function `file_reader` that takes a file name as input. It opens the file in read mode, reads each line, strips whitespace, and appends it to a list `x`. It handles `FileNotFoundException` and other exceptions. The script then sets `file_path` to 'tst.v', calls `file_reader` with this path, and prints each line of the Verilog code.

```
1 def file_reader(file_name):
2     x = []
3     try:
4         # Open the file in read mode
5         with open(file_name, 'r') as file:
6             # Read and print each line
7             for line in file:
8                 x.append(line.strip())
9
10    except FileNotFoundError:
11        print(f"File not found: {file_name}")
12
13    except Exception as e:
14        print(f"An error occurred: {e}")
15
16    return x
17
18
19 file_path = 'tst.v'
20
21 verilog_code = file_reader(file_path)
22
23 for i in verilog_code:
24     print(i)
```

#### 4.2.2 Static Checker Engine

The Static Checker Engine is the core analytical component responsible for identifying coding violations within the parsed Verilog code. It employs a rule-based approach, applying a set of predefined rules to catch common issues that may compromise the integrity and functionality of Verilog designs.

##### Functionality:

- **Issue Detection:** Employs a series of specialized functions to thoroughly scan the Verilog code for specific issues such as unreachable blocks, uninitialized registers, unintentional latches, and conflicting signal assignments among others.
- **Detailed Analysis:** Investigates both the structural and logical aspects of the Verilog code using pattern recognition and contextual analysis techniques to accurately pinpoint and flag coding irregularities.
- **Reporting Mechanism:** Consolidates all identified issues into a structured report, detailing the location, nature, and potential implications of each problem, thus providing a clear and actionable summary of findings.

##### Coding Violations Addressed:

1. **Unreachable Blocks:** Identifies code segments that are logically inaccessible due to the surrounding conditional or looping constructs, ensuring all parts of the code contribute to the design's functionality.
2. **Uninitialized Registers:** Flags any registers used within the code that lack a definite initial value, potentially leading to unpredictable design behavior.
3. **Multiple Drivers:** Highlights scenarios where a single signal is driven by multiple sources, creating conflicts and possibly erratic behavior in the resulting circuit.
4. **Inferring Latches:** Detects areas in the code that may unintentionally infer latches, particularly in scenarios involving incomplete conditional statements or missing cases in combinational blocks.
5. **Arithmetic Overflow:** Scans for potential overflow scenarios in arithmetic computations, a common source of subtle bugs in digital logic.
6. **Non-Full and Non-Parallel Cases:** Identifies case statements that either do not cover all possible scenarios or have overlapping conditions, leading to potential nondeterminism or inefficiencies.

##### Flexibility:

- **Custom Checks and Extensions:** Designed with adaptability in mind, the script allows for the integration of new checks or modification of existing ones to cater to the specific needs of different Verilog projects, ensuring the tool's effectiveness and relevance across a wide array of applications and coding styles.

#### 4.2.3 Report Generator

The Report Generation and Output component is crucial for consolidating and presenting the results from the script's analysis. It is tasked with compiling a comprehensive report from the data procured by the Issue Identification and Reporting module, providing valuable insights into the identified coding violations, their specific locations within the Verilog code, and the details of the signals or variables involved.

##### Functionality:


- **Report Compilation:** Aggregates and organizes the findings from the issue detection phase, preparing a detailed report of all identified issues.
- **Detailed Output:** Offers an exhaustive breakdown of each identified issue, including the nature of the violation, its precise location in the code, and any implicated signals or variables.
- **User-Friendly Formatting:** Ensures the results are formatted in a clear, understandable manner, making it easy for users to interpret and act upon the findings.

##### Report Contents:

- **Violation Names:** Enumerates the types of coding violations detected, providing a clear label for each issue.
- **Line Numbers:** Specifies the exact line numbers in the Verilog code where each violation was identified, aiding in quick location and review.
- Points out the specific signals or variables that are affected by each identified violation, providing a comprehensive overview of the impact.

##### Accessibility:

- **Easily Accessible Reports:** Generates reports that are straightforward to access and interpret, ensuring users can effectively utilize the findings.
- **Integration with External Tools:** Facilitates the compatibility and integration of the reports with external tools for further analysis, visualization, or incorporation into a broader development environment.




A screenshot of a terminal window with a dark background. At the top, there are three colored window control buttons (red, yellow, green). Below them, the terminal displays the following Python code:

```
1 def report_generator(statement_lists):
2     with open('report.txt', 'w') as f:
3         for item in statement_lists:
4             f.write("%s\n" % item)
5     print("Report Generated Successfully")
6
7 report_generator(statement_lists)
```

## 4.3 Implementation Details

The script integrates the Verilog Parser, Issue Identification and Reporting, and Report Generation and Output components into a unified tool, creating a streamlined process that fits smoothly into the Verilog design workflow. Employing sophisticated parsing and analysis algorithms, the script ensures a thorough and accurate examination of the Verilog code for various potential issues. With its emphasis on flexibility and user-friendliness, the tool is designed to be accessible and valuable to users with different levels of expertise in Verilog design, offering customizable features to suit project-specific needs and preferences.

### 4.3.1 Utility Functions



```
1 module_counter = counting_modules(verilog_code)
2
3 module_lists_space = [[] for i in range
4 (module_counter)]
5
6 module_lists_space =
7     creating_module_lists(verilog_code, module_lists
8 _space, module_counter)
9
10 line_num_list = []
11
12 def creating_line_num_list(module_lists_space):
13     tmp = 0
14     for i in module_lists_space:
15         for line_num,j in enumerate(i):
16             x = line_num+tmp
17             line_num_list.append([module_lists_sp
18 ace.index(i),x,j])
19     # module number , line number , line
20     tmp = x+1
21     return line_num_list
22
23 def remove_comments_line_num_list(line_num_list):
24     for i in line_num_list:
25         if i[2].startswith('//'):
26             line_num_list.remove(i)
27         elif '//' in i[2]:
28             index = i[2].find('//')
29             tmp = i[2][index:]:split(" ")
30             if "synopsys" in tmp:
31                 break
32             i[2] = i[2][:index]
```

```
1 line_num_list =
2     creating_line_num_list(module_lists_space)
3 #remove_comments_line_num_list(line_num_list)
4 line_num_list
5
6 for i in line_num_list:
7     if i[2].startswith('//''):
8         line_num_list.remove(i)
9     elif '//' in i[2]:
10        index = i[2].find('//')
11        tmp = i[2][index: ].split(" ")
12        if "synopsys" in tmp:
13            break
14        i[2] = i[2][:index]
15 line_num_list
16
17 # create lists according to module counter
18 module_lists = [[] for i in range
19 (module_counter)]
20 module_lists
21
22 # append each module to a module_lists from the y
23 module_lists =
24     creating_module_lists(verilog_code, module_list
25 s, module_counter)
26
27 # remove all empty strings from the module_lists
28 module_lists = remove_empty_strings(module_lists)
29
30 module_lists
```

## Detailed Description

The provided code snippet involves a sequence of steps aimed at parsing and preprocessing Verilog code, organizing it into a structured format, and making it ready for further analysis. The main steps include:

### Counting Modules (`counting_modules`)

- It starts by determining the number of modules in the provided Verilog code using the `counting_modules` function. The `module_counter` variable holds the count of modules found in `verilog_code`.

### Initializing Module Lists (`module_lists_space`)

- It initializes `module_lists_space` with a list of empty lists, one for each module. This will later hold the lines of code pertaining to each module.

### Creating Module Lists (`creating_module_lists`)

- Using the `creating_module_lists` function, it populates `module_lists_space` with the actual content. Each sublist in `module_lists_space` corresponds to one module from the Verilog code and contains all lines of code belonging to that module.

### Creating Line Number List (`creating_line_num_list`)

- The `line_num_list` is initialized and populated using the `creating_line_num_list` function. It creates a comprehensive list where each item consists of the module number, line number, and the line content. This list is essential for tracking the location of specific lines of code within the original Verilog file, potentially for error reporting or further analysis.

### Handling Comments

- While a function to remove comments from the `line_num_list` is provided (`remove_comments_line_num_list`), it's commented out in this snippet. However, the intention here is to clean up the code by removing comments to avoid any misinterpretation in later stages of analysis.

### Initializing and Populating Final Module Lists (`module_lists`)


- It initializes `module_lists` with empty lists based on the number of modules. It then populates `module_lists` with the actual content, organizing the lines of code according to their respective modules. This is similar to `module_lists_space` but appears to be the finalized version after potential modifications or clean-up.

### Removing Empty Strings and Comments

- The code cleans up `module_lists` by removing any empty strings and comments. This ensures that the lists only contain relevant and actionable lines of code for further processing.

In summary, the code is a series of steps designed to parse and preprocess Verilog code by organizing it into a structured format, cleaning it up, and making it ready for further analysis like detecting potential issues or understanding the structure. The end result is a set of lists where each list corresponds to a module and contains clean, comment-free code lines along with metadata like line numbers for easy reference. This structured format is crucial for any complex analysis or operations that might be performed on the Verilog code subsequently.

### 4.3.2 Uninitialized register



```
1 def word_position_relative_to_equal(word, sentence):
2     search_pattern = r'\b{}\b'.format(word)
3
4     matches = [match for match in re.finditer(search_pattern, sentence)]
5
6     if matches:
7         word_index = matches[0].start()
8         equal_index = sentence.find('=')
9
10    if sentence.count('=') > 1:
11        return 3 # not found
12
13    last_word_index = matches[-1].start() + len(matches[-1].group()) - 1
14
15    if equal_index == -1:
16        return 3 # not found
17
18    if word_index < equal_index and last_word_index > equal_index:
19        return 2 # found both before and after equal
20
21    elif word_index < equal_index:
22        return 0 # before equal
23
24    elif last_word_index > equal_index:
25        return 1 # after equal
26    else:
27        return 3 # not found
```

#### Detailed Description

The function `word_position_relative_to_equal` is designed to analyze the position of a given word relative to the first equals sign '=' in a sentence (which is typically a line of code or expression). It returns a numeric code indicating the word's position, which is useful for parsing and analyzing code or expressions, particularly in contexts where the position of a variable or keyword relative to an assignment operator is significant. Here's how it works: **Initialization and Pattern Matching**

- The function accepts two parameters: `word`, the word to search for, and `sentence`, the sentence in which to search.
- It constructs a regex `search_pattern` to match the whole word boundary of the `word`.
- Then, it finds all matches of the word in the sentence using the regex pattern.

#### Analysis of Word Position Relative to '='


- If there are matches (i.e., the word is found in the sentence):
  - \* It gets the index of the first and last occurrence of the word.
  - \* It also finds the index of the first equals sign '=' in the sentence.

- \* If there is more than one '=' sign or no '=' sign, it returns 3, indicating the word's position is "not found" or indeterminate relative to '='.
- \* It then checks the relative position of the word to the '=' sign:
  - If the word is entirely before '=', it returns 0.
  - If the word is entirely after '=', it returns 1.
  - If the word appears both before and after '=', it returns 2, indicating the word spans across the '=' sign.
- If the word is not found at all in the sentence, it returns 3, indicating "not found".

## Return Values

- The function returns an integer code based on the word's position:
  - \* 0: The word is entirely before the '=' sign.
  - \* 1: The word is entirely after the '=' sign.
  - \* 2: The word is both before and after the '=' sign (spans across it).
  - \* 3: The word's position is indeterminate relative to '=', or the word is not found.

This function can be particularly useful in code analysis and transformation tools where understanding the role or position of variables or keywords in expressions is crucial. It can be used, for instance, to determine if a variable is being assigned a value or is used in an assignment to another variable, among other potential uses in syntactic analysis of code.



```

1 def reg_list_for_uninitialized(module_lists):
2     reg_names = [] # list of lists first place is reg name and second place is module index
3     for i in module_lists:
4         for j in i:
5             if j.startswith('reg') and not('=' in j):
6                 mask = 1
7                 if "]" in j:
8                     j = j[j.find(']')+1:]
9                     if "," in j:
10                         j = j.replace(",","")
11                     j = j.replace("reg","");
12                     j = j.replace(",","");
13                     if j[0] == " ":
14                         j = j[1:]
15                     if " " in j:
16                         tmp = j.split(" ")
17                         for t in tmp:
18                             reg_names.append([t, module_lists.index(i)])
19                     else:
20                         reg_names.append([j,module_lists.index(i)])
21     return reg_names

```

## Detailed Description

The `reg_list_for_uninitialized` function is designed to scan through a list of Verilog module definitions and identify registers that are declared but not initialized. Here's a detailed breakdown of its operations:

### Initialization

The function initializes an empty list `reg_names`, which will store sublists containing register names and their corresponding module indices.

### Iterating Through Modules and Lines

- The function accepts one parameter `module_lists`, which is expected to be a list of modules. Each module is itself a list of strings, each representing a line of Verilog code.
- It iterates through each module (`i`) and each line (`j`) within the module.

### Identifying Registers

- For each line, it checks if the line starts with 'reg' and does not include an equals sign '=', indicating a declaration without initialization.
- If such a line is found, it enters a series of string manipulations:
  - \* If there are square brackets ']', indicating a bit-width declaration, it slices the string to remove this part and any following commas.
  - \* It then cleans up the line by removing the 'reg' keyword and any trailing semicolons.
  - \* Leading spaces are removed for cleanliness.
  - \* If there are spaces within what remains, it's assumed to be multiple register names declared in one line, so it splits these into individual names.

### **Storing Register Names and Module Indices**

- For each identified register name, it creates a sublist containing the register name and the index of the module in which it was found.
- These sublists are appended to `reg_names` list.

### **Return Value**

- Once all modules and lines have been processed, the function returns the `reg_names` list, now populated with sublists for each identified register. Each sublist contains a register name and the index of the module where that register is declared.

This function is particularly useful in the context of static code analysis for Verilog where it's important to identify registers that might not have been initialized, which can lead to unpredictable behavior in synthesized digital circuits. By identifying these registers, users can ensure that all parts of their hardware description are fully and explicitly defined before synthesis and simulation.

```

1 def check_uninitialized_reg(module_lists):
2     mask = 0
3     reg_names = reg_list_for_uninitialized(module_lists)
4     #print(reg_names)
5     #print()
6     for i in reg_names:
7         module = module_lists[i[1]]
8         #print(i[1])
9         #print(i[0])
10        mask = 0
11        for j in module:
12            if i[0] in j and not(j.startswith('case')):
13
14                if word_position_relative_to_equal(i[0],j) == 0:
15                    #print("before equal")
16                    #print(j)
17                    mask = 1
18                elif word_position_relative_to_equal(i[0],j) == 1:
19                    #print("after equal")
20                    #print(j)
21                    print("\nModule Name:", module[0])
22                    for x in line_num_list:
23                        if x[0] == i[1] and x[2] == j:
24                            line_num = x[1] + 1
25                            print("Line Number:", line_num)
26                            statement_lists.append("\nModule Name: " + module[0])
27                            statement_lists.append("Line Number : " + str(line_num))
28                            print("Reg name: ", f"\'{i[0]}\'")
29                            statement_lists.append("Reg name: " + f"\'{i[0]}\'")
30                            print("Possible Uninitialized reg")
31                            statement_lists.append("Possible Uninitialized reg")
32                            print("====")
33                            statement_lists.append("====")
34                            #mask = 1
35                elif word_position_relative_to_equal(i[0],j) == 2:
36                    #print("both before and after equal")
37                    #print(j)
38                    print("\nModule Name:", module[0])
39                    statement_lists.append("\nModule Name: " + module[0])
40                    for x in line_num_list:
41                        if x[0] == i[1] and x[2] == j:
42                            line_num = x[1] + 1
43                            print("Line Number:", line_num)
44                            statement_lists.append("Line Number : " + str(line_num))
45                            print("Reg name: ", f"\'{i[0]}\'")
46                            statement_lists.append("Reg name: " + f"\'{i[0]}\'")
47                            print("Possible Uninitialized reg")
48                            statement_lists.append("Possible Uninitialized reg")
49                            print("====")
50                            statement_lists.append("====")
51                            #mask = 1
52                            #print("-----")
53                if mask == 1:
54                    break

```



```

1      if j.startswith('case') and i[0] in j:
2          #print(j)
3          #print("case")
4          print("\nModule Name:", module[0])
5          statement_lists.append("\nModule Name: " + module[0])
6          for x in line_num_list:
7              if x[0] == i[1] and x[2] == j:
8                  line_num = x[1] + 1
9                  print("Line Number:", line_num)
10                 statement_lists.append("Line Number : " + str(line_num))
11                 print("Reg name: ", f"\'{i[0]}\'")
12                 statement_lists.append("Reg name: " + f"\'{i[0]}\'")
13                 print("Possible Uninitialized reg")
14                 statement_lists.append("Possible Uninitialized reg")
15                 print("====")
16                 statement_lists.append("====")
17                 break
18
19
20     check_uninitialized_reg(module_lists)

```

## Detailed Description

The `check_uninitialized_reg` function is a part of a larger codebase that analyzes Verilog modules to detect registers that might be uninitialized. It works by leveraging the `reg_list_for_uninitialized` function to get a list of registers that are declared but not initialized and then checks each register's usage in the module to determine if it's indeed uninitialized. Here's how the function operates:

### Initialization

- It initializes a `mask` variable to 0 and retrieves a list of potentially uninitialized registers using the `reg_list_for_uninitialized` function.

### Iterating Through Registers

- For each register (and its module index) in `reg_names`, the function iterates through lines of the corresponding module:
  - \* If the register name is found in a line (and the line is not part of a 'case' statement), it checks the position of the word relative to the '=' character using the `word_position_relative_to_equal` function.
  - \* Depending on the returned value from `word_position_relative_to_equal`:
    - If the register is found before '=', the function assumes the register might be used and sets the `mask` to 1.
    - If the register is found after '=' (value 1) or both before and after '=' (value 2), the function considers it a possible uninitialized register and prints relevant information, including the module name, line number, and register name. This information is also added to a `statement_lists` for further reporting.

## **Printing and Recording Findings**

- If a possible uninitialized register is detected, the function prints out details, including the module name, line number, and register name. This information is meant for debugging or reporting purposes and is appended to the `statement_lists` list for later use.

## **Handling 'Case' Statements**

- If a line starts with 'case' and contains the register name, it is also considered a possible uninitialized register. The function prints out similar details for such cases.

## **Early Termination**

- For each register, once an uninitialized scenario is detected (mask set to 1), or a 'case' statement is encountered with the register, the function breaks out of the inner loop to avoid redundant checks.

The function essentially provides a detailed report of registers that might be uninitialized in a given set of Verilog modules. This is crucial for digital design verification, as uninitialized registers can lead to undefined behaviors or bugs in synthesized circuits. By highlighting these potential issues, developers can take preemptive action to ensure all registers are properly initialized before simulation or synthesis.

### 4.3.3 Multiple Drivers

```
 1 def check_multidriven_variables_always_blocks(module_lists):
 2     modules_with_multidriven_variables = set()
 3
 4     for module_index, module in enumerate(module_lists, start=1):
 5         # Always blocks and their contents
 6         always_blocks = []
 7
 8         # Extract contents of always blocks
 9         inside_always = False
10         current_always_block = []
11
12         for line in module:
13             if 'always' in line:
14                 inside_always = True
15                 current_always_block = ['always']
16             elif inside_always:
17                 current_always_block.append(line.strip())
18             if 'end' in line:
19                 inside_always = False
20                 always_blocks.append(current_always_block)
21
22     # Compare always blocks to identify multidriven variables
23     seen_variables = set()
24     seen_variables_list = []
25     for i, block1 in enumerate(always_blocks):
26         for j, block2 in enumerate(always_blocks):
27             if i != j:
28                 # Check for 'variable =''
29                 for line1 in block1[2:-1]: # Skip 'always', 'begin', 'end'
30                     for line2 in block2[2:-1]: # Skip 'always', 'begin', 'end'
31                         seen_variables_list.append(line2)
32                         if '=' in line1 and '=' in line2:
33                             variable_name1 = line1.split('=')[0].strip()
34                             variable_name2 = line2.split('=')[0].strip()
35                             if variable_name1 == variable_name2:
36                                 seen_variables.add(variable_name1)
37
38     # Print the results only if there are multidriven variables in the module
39     if seen_variables and module_index not in modules_with_multidriven_variables:
40         modules_with_multidriven_variables.add(module_index)
41         print(f"\nModule {module_index}:", module[0])
42         statement_lists.append(f"\nModule {module_index}: {module[0]}")
43         for block in always_blocks:
44             print("Always Block:", block)
45             statement_lists.append("Always Block: " + str(block))
46             for n in block:
47                 for x in line_num_list:
48                     for y in seen_variables_list:
49                         if x[2] == n and y in n:
50                             line_num = x[1] + 1
51                             print("Line Number:", line_num)
52                             statement_lists.append("Line Number : " + str(line_num))
53                             break
54                         pass
55
56             print("Multidriven Variables:", seen_variables)
57             statement_lists.append("Multidriven Variables: " + str(seen_variables))
58             print("=====")
59             statement_lists.append("=====")
60
61     # Example usage
62     check_multidriven_variables_always_blocks(module_lists)
```

## Detailed Description

The `check_multidriven_variables_always_blocks` function is designed to analyze a list of Verilog modules to identify and report variables that are driven (assigned values) multiple times within different 'always' blocks. This is a common issue in digital logic design that can lead to unpredictable behavior or race conditions. Here's a breakdown of the function:

### Initialization

- The function initializes a set `modules_with_multidriven_variables` to keep track of modules with multidriven variables. It iterates through each module in the `module_lists`, with `module_index` indicating the module's position in the list.

### Identifying 'always' Blocks

- The function looks for 'always' blocks within each module. It identifies these blocks by the keyword 'always' and considers the subsequent lines until an 'end' is encountered as part of the block.
- Each block is stored in `always_blocks` as a list of its constituent lines.

### Detecting Multidriven Variables

- For each 'always' block, the function compares its variables with those of every other block to identify variables that are assigned in multiple blocks.
- If a variable is assigned in one block (indicated by the presence of '='), and the same variable name appears on the left-hand side of '=' in another block, it's considered a multidriven variable and added to `seen_variables`.
- The function also maintains `seen_variables_list` to track the lines where these variables are found for later reporting.

### Reporting Results

- If any multidriven variables are found in a module, the function prints out the module number and name, the details of each 'always' block, and the list of multidriven variables.
- For each always block and identified variable, it also aims to provide the specific line number within the original module where the variable is driven.
- It appends these details to `statement_lists` for further use or reporting.
- The function ensures each module with multidriven variables is only reported once by adding its index to `modules_with_multidriven_variables`.

### Functionality Enhancements

- The function uses `line_num_list`, presumably a pre-generated list of line numbers and corresponding text from the modules, to match and report the exact line numbers of the multidriven variables within the Verilog code.

This function is crucial in the verification and analysis phase of hardware design, as multidriven variables can cause synthesis issues and unpredictable hardware behavior. By identifying such variables, developers can rectify the design to ensure a single source drives each variable within any given state or condition, adhering to good coding practices for hardware description languages like Verilog.

```

1  def check_multidriven_variables_assign_statements(module_lists):
2      for module_index, module in enumerate(module_lists, start=1):
3          # Extracted variable names and sizes
4          variables = set()
5          # Assign statements and assigned variables
6          assign_statements = []
7
8          for line in module:
9              # Check if the line contains an assign statement
10
11             if 'assign' in line:
12                 parts = line.split()
13                 assign_index = parts.index('assign')
14
15                 # Extract the assigned variable name
16                 if assign_index < len(parts) - 1:
17                     variable_name = parts[assign_index + 1].rstrip(';')
18                     # Check if the variable is already assigned in another statement
19                     if variable_name in variables:
20                         assign_statements.append([line, variable_name])
21                     else:
22                         variables.add(variable_name)
23
24             # Check for multidriven variables within the same module based on assign statements
25             seen_variables = set()
26             for statement, variable in assign_statements:
27                 # Check if the variable is repeated (multidriven) in the same module
28                 if variable in seen_variables:
29                     print(f"Module {module_index}: Variable '{variable}' is multidriven.")
30                 else:
31                     seen_variables.add(variable)
32
33             # Print the results only if there are multidriven variables in the module
34             if seen_variables:
35                 print(f"\nModule {module_index}: {module[0]}")
36                 statement_lists.append(f"\nModule {module_index}: {module[0]}")
37                 print("Assign Statements:", assign_statements)
38                 for n in assign_statements:
39                     for x in line_num_list:
40                         if x[2] == n[0]:
41                             line_num = x[1] + 1
42                             print("Line Number:", line_num)
43                             statement_lists.append("Line Number : " + str(line_num))
44                             break
45
46
47                 pass
48             statement_lists.append("Assign Statements: " + str(assign_statements))
49             print("Multidriven Variables:", seen_variables)
50             statement_lists.append("Multidriven Variables: " + str(seen_variables))
51             print("=====")
52             statement_lists.append("=====")
53
54 # Example usage
55 check_multidriven_variables_assign_statements(module_lists)

```

## Detailed Description

The `check_multidriven_variables_assign_statements` function is designed to identify variables in Verilog modules that are driven multiple times across different 'assign' statements. This is a critical issue in digital design, as a variable should ideally have a single driving source to ensure predictable behavior. Here's how the function operates:

## Initialization

- The function iterates through each module in the given `module_lists`, noting the `module_index`. It initializes:
  - \* A set `variables` to keep track of all variables encountered.
  - \* A list `assign_statements` to store details of assign statements and the variables they drive.

## Iterating Through Module Lines

- The function examines each line in the module to identify 'assign' statements.
- If an 'assign' statement is found, it splits the line into parts and extracts the variable name immediately following the 'assign' keyword.
- It checks if this variable has already been assigned in another statement within the same module. If it has, it's considered a potential multidrive situation, and the line, along with the variable name, is added to `assign_statements`.

## Detecting Multidriven Variables

- After processing all lines, the function iterates through `assign_statements` to identify any variables that appear more than once—indicating they are driven by multiple assign statements.
- Each identified multidriven variable is added to the `seen_variables` set.

## Reporting Results

- If any multidriven variables are found, the function prints the module number and name, details of each relevant assign statement, and the list of multidriven variables.
- For each assign statement involved in multidriving a variable, the function also reports the specific line number within the original module, presumably using a pre-existing `line_num_list` that associates lines of code with their line numbers.
- These details are appended to `statement_lists` for later use or reporting, potentially in a summarized document or log.

## End of Function

- The function concludes by potentially printing a list of all assign statements and multidriven variables for each module that contains such issues. It uses a clear demarcation ("====") to separate reports for different modules.

By identifying and reporting variables that are driven by multiple 'assign' statements within the same module, this function helps in diagnosing potential conflicts or design flaws in Verilog code, encouraging cleaner and more reliable hardware descriptions. Such diagnostics are essential for ensuring the integrity and reliability of digital circuits before they are synthesized and implemented in hardware.

```

1 def check_multidriven_variables_always_with_assign_statement(module_lists):
2     modules_with_multidriven_variables = set()
3
4     for module_index, module in enumerate(module_lists, start=1):
5         # Always blocks and their contents
6         always_blocks = []
7
8         # Extract contents of always blocks
9         inside_always = False
10        current_always_block = []
11        always_blocks_variables = []
12
13        for line in module:
14            if 'always' in line:
15                inside_always = True
16                current_always_block = ['always']
17            elif inside_always:
18                current_always_block.append(line.strip())
19                # extract variable name from always block
20                if '<' in line:
21                    variable_name = line.split('<=')[0].strip()
22                    always_blocks_variables.append(variable_name)
23                    break
24                if '=' in line:
25                    variable_name = line.split('=')[0].strip()
26                    always_blocks_variables.append(variable_name)
27                    break
28
29        # Extracted variable names and sizes
30        assign_variables = set()
31        # Assign statements and assigned variables
32        assign_statements = []
33
34        for line in module:
35            # Check if the line contains an assign statement
36            if 'assign' in line:
37                parts = line.split()
38                assign_index = parts.index('assign')
39                assign_statements.append([line, variable_name])
40
41
42            # Extract the assigned variable name
43            if assign_index < len(parts) - 1:
44                variable_name = parts[assign_index + 1].rstrip(';')
45                # Check if the variable is already assigned in another statement
46                if variable_name in assign_variables:
47                    assign_statements.append([line, variable_name])
48                else:
49                    assign_variables.add(variable_name)
50
51
52
53    # check for multidriven variables within the same module based on always block and assign statements
54    seen_variables = set()
55    tmp = ""
56
57    for variable in always_blocks_variables:
58        # Check if the variable is repeated (multidriven) in the same module
59        #print(assign_statements)
60        if variable in assign_variables:
61            seen_variables.add(variable)
62            print(f"Module {module_index}: Variable '{variable}' is multidriven.")
63            statement_lists.append(f"Module {module_index}: Variable '{variable}' is multidriven.")
64            print("Assign Statements:", assign_statements)
65            statement_lists.append("Assign Statements: " + str(assign_statements))
66            for n in assign_statements:
67                for x in line_num_list:
68                    if "assign" in x[2]:
69                        # remove all except for variable name
70                        tmp = x[2].split("=")
71                        tmp = tmp[0].strip()
72                        tmp = tmp.split(" ")
73                        tmp = tmp[1]
74                        #print(tmp)
75                        if n[1] == tmp:
76                            line_num = x[1] + 1
77                            print("Line Number:", line_num)
78                            statement_lists.append("Line Number : " + str(line_num))
79                            break
80            print("Multidriven Variables:", seen_variables)
81            statement_lists.append("Multidriven Variables: " + str(seen_variables))
82            print("=====")
83            statement_lists.append("=====")
84        else:
85            assign_variables.add(variable)

```

## Detailed Description

The `check_multidriven_variables_always_with_assign_statement` function is designed to analyze Verilog modules to identify variables that are driven (assigned values) multiple times across different `always` blocks and `assign` statements. This condition is indicative of multidriven variables, which can lead to unpredictable behavior or race conditions in the hardware. Here's a breakdown of the function:

### 1. Initialization:

- The function iterates through each module in the provided `module_lists`, identifying `always` blocks and `assign` statements within each module.
- It initializes `modules_with_multidriven_variables` to keep track of modules with multidriven variables.

### 2. Identifying always Blocks and Variables:

- It looks for `always` blocks within each module and extracts the variables being assigned within these blocks. Variables are identified by looking for '`<=`' or '`=`' operators and extracting the left-hand side as the variable name.
- It collects all variables assigned in `always` blocks into `always_blocks_variables`.

### 3. Identifying assign Statements and Variables:

- It also identifies all `assign` statements within the module and extracts the variables being assigned in these statements.
- Each variable found in an `assign` statement is added to `assign_variables`.

### 4. Detecting Multidriven Variables:

- After collecting all variables assigned in `always` blocks and `assign` statements, the function compares them to identify any variables that are driven by both an `always` block and an `assign` statement within the same module.
- If a variable is found in both `always_blocks_variables` and `assign_variables`, it's considered multidriven, and its name is added to `seen_variables`.

### 5. Reporting Results:

- If any multidriven variables are found, the function prints out details about the module, the variable, and relevant `assign` statements. It reports the module number, the variable name, and the line numbers of the relevant `assign` statements.
- It also appends these details to `statement_lists` for further processing or reporting, potentially in a summarized document or log.

### 6. Enhancements for Accuracy:

- The function attempts to accurately identify and report the line numbers of `assign` statements related to multidriven variables using a pre-existing `line_num_list` that associates lines of code with their line numbers.

By identifying and reporting variables that are driven by multiple sources within the same module, the `check_multidriven_variables_always_with_assign_statement` function helps in diagnosing potential conflicts or design flaws in Verilog code. This is essential for maintaining the reliability and predictability of digital circuits.

#### 4.3.4 Non-Full Case checker



```
1 def calculating_case_index(module_lists):
2     cases_index = []
3     for i in module_lists:
4         for j in i:
5             cmp = re.search("^case",j)
6             if cmp or re.search("^casez",j) or re.search("^casex",j):
7                 cases_index.append(module_lists.index(i))
8
9 return cases_index
```

#### Detailed Description

The `calculating_case_index` function is designed to scan through a list of Verilog modules and identify all the modules that contain `case`, `casex`, or `casez` statements. These statements are fundamental in Verilog for implementing decision control logic. Here's a breakdown of the function:

#### Initialization

- It begins with an empty list `cases_index`, which will hold the indices of modules containing any case statements.

#### Iterating Through Modules and Lines

- The function iterates through each module (`i`) within the `module_lists`. Each module is itself a list of strings, each string representing a line of Verilog code.
- For each line (`j`) in the module, it performs regex searches to check if the line starts with `case`, `casex`, or `casez`. The caret (^) in the regex pattern signifies the start of the line, ensuring that it only matches these keywords if they appear at the beginning of a line, which is typical for a Verilog case statement.

#### Identifying Modules with Case Statements

- If any of the regex searches (`cmp`, `casez`, `casex`) find a match, it means the current line is a case statement.
- The function then appends the index of the current module (`i`) to the `cases_index` list. This index is derived from the position of the module in the `module_lists`.

#### Return Value

- After iterating through all modules and lines, the function returns the `cases_index` list, which contains the indices of all modules that contain at least one case statement.

This function is particularly useful in the context of Verilog code analysis, where identifying modules with conditional logic is crucial for understanding the behavior, potential optimizations, and necessary debugging of digital circuits. By knowing which modules use case statements, users can focus their analysis, testing, or optimization efforts accordingly.



```

1 def generating_reg_list(module_lists,any_specific_index):
2     reg_list = []
3     # in each list first number is case_index and second number is reg_index & size of reg is third number
4     for i in any_specific_index:
5         for j in module_lists[i]:
6             if j.startswith('input'):
7                 j = j[len('input'):]
8             if j.startswith('output'):
9                 j = j[len('output'):]
10            if j.startswith('localparam'):
11                j = j[len('localparam'):]
12                if '[' in j or '[' in j:
13                    low_bound = j.find(['')
14                    high_bound = j.find(']')
15                    size = j[low_bound+1:high_bound]
16                    size = size.split(':')
17                    size = int(size[0])-int(size[1])+1
18                    j = j[high_bound+1:].replace(';', '')
19                    j = j.replace(' ', '')
20                    variables_names = j.split(',')
21                    for var_name in variables_names:
22                        reg_list.append([i, var_name, size])
23                else:
24                    size = 1
25                    low_bound = j.find('g')
26                    j = j[low_bound+1:].replace(';', '')
27                    j = j.replace(' ', '')
28                    variables_names = j.split(',')
29                    for var_name in variables_names:
30                        reg_list.append([i, var_name, size])
31
32            if j.startswith('reg'):
33                # store reg name & size in a list
34                if '[' in j or '[' in j:
35                    low_bound = j.find(['')
36                    high_bound = j.find(']')
37                    size = j[low_bound+1:high_bound]
38                    size = size.split(':')
39                    size = int(size[0])-int(size[1])+1
40                    j = j[high_bound+1:].replace(';', '')
41                    j = j.replace(' ', '')
42                    variables_names = j.split(',')
43                    for var_name in variables_names:
44                        reg_list.append([i, var_name, size])
45                else:
46                    size = 1
47                    low_bound = j.find('g')
48                    j = j[low_bound+1:].replace(';', '')
49                    j = j.replace(' ', '')
50                    variables_names = j.split(',')
51                    for var_name in variables_names:
52                        reg_list.append([i, var_name, size])
53    #print(reg_list)
54    return reg_list

```

## Detailed Description

The `generating_reg_list` function is designed to generate a list of registers (and their respective sizes) from specific modules within a list of Verilog modules. This function is particularly useful for gathering detailed information about the registers in a subset of modules for further analysis or processing. Here's how it works:

### Initialization

- The function starts with an empty list `reg_list`, which will hold the details of registers identified in the specified modules.

### Iterating Through Specified Modules and Lines

- The function accepts two parameters: `module_lists`, a list of modules where each module is a list of lines of Verilog code, and `any_specific_index`, which is a list of indices indicating the specific modules to be analyzed within `module_lists`.

- For each specified module index (*i* in `any_specific_index`), it iterates through each line (*j*) of the corresponding module in `module_lists`.

### **Identifying and Processing Register Declarations**

- For each line in the module, the function looks for lines that start with 'input', 'output', 'localparam', or 'reg' as these are commonly used to declare registers or parameters in Verilog.
- Depending on the type of declaration, it processes the line to extract the variable names and their sizes.
- If the declaration includes a range ([*m*:*n*]), it calculates the size of the register based on this range.
- It then cleans up the line to extract individual variable names and appends a sublist for each register to `reg_list`. Each sublist contains the module index, the register name, and the size of the register.

### **Handling Different Declarations**

- The function is designed to handle both single-bit (`reg a;`) and multi-bit (`reg [3:0] a;`) register declarations. It defaults to a size of 1 for single-bit registers.
- It similarly processes 'input', 'output', and 'localparam' declarations, assuming these might also specify the width of signals or parameters that can be relevant in the context of the function's usage.

### **Return Value**

- After iterating through all specified modules and lines, the function returns the `reg_list`. Each element of this list is a sublist containing:
  - \* The index of the module where the register is found.
  - \* The name of the register.
  - \* The size of the register.

By generating a detailed list of registers and their sizes from specified modules, this function provides valuable information that can be used for various purposes, including but not limited to, analyzing the register usage, checking for potential issues, or simply documenting the register details of Verilog modules. It abstracts the complexity of parsing and understanding register declarations in Verilog, providing a straightforward and reusable tool for Verilog code analysis.

```

● ● ●

1 def check_full_case(module_lists):
2     cases_index = calculating_case_index(module_lists)
3     reg_list = generating_reg_list(module_lists,cases_index)
4     size_list_for_case = []
5     mask = 0
6     for i in cases_index:
7         for j in module_lists[i]:
8             for t in reg_list:
9                 if t[0] == i and t[1] in j:
10                     tmp = j.split('=')
11                     if len(tmp) > 1:
12                         #print(tmp)
13                         pre_defined_reg = tmp[0]
14
15
16                     if j.startswith('case') or j.startswith('casez') or j.startswith('casex'):
17                         #print(module_lists[i][module_lists[i].index(j)+1:])
18                         line_after_case = module_lists[i][module_lists[i].index(j)+1:module_lists[i].index(j)+2]
19
20                     # convert from list to string
21                     line_after_case = ''.join(line_after_case)
22                     # remove all characters before :
23                     line_after_case = line_after_case[line_after_case.find(':')+1:]
24                     #print(line_after_case)
25                     try:
26                         if pre_defined_reg in line_after_case:
27                             break
28                     except:
29                         pass
30                     if "synopsis" in j:
31                         break
32                     bound = j.find('e')
33                     reg_name = j[bound+1:]
34                     reg_name = reg_name.replace(' ', '')
35                     reg_name = reg_name.replace('(', '')
36                     reg_name = reg_name.replace(')', '')
37                     reg_name = reg_name.replace(':', '')
38                     reg_name = reg_name
39                     #print(reg_name)
40                     # take size of reg name
41                     for k in reg_list:
42                         if k[1] == reg_name and k[0] == i:
43                             size = k[2]
44                             size_list_for_case.append(size)
45                             break
46                     case_i = module_lists[i].index(j)
47
48                     rows_count = 0
49
50                     for line in module_lists[i][case_i+1:]:
51                         if line.startswith('endcase'):
52                             break
53                         if line.startswith('default'):
54                             mask = 1
55                             break
56                         if ":" in line:
57                             rows_count += 1
58                         #print("rows_count", rows_count)
59                     if mask == 0:
60                         if pow(2, size) != rows_count:
61                             print("\nNon-Full Case")
62                             statement_lists.append("\nNon-Full Case")
63                             print("Module", i + 1, ":", module_lists[i][0])
64                             statement_lists.append("Module " + str(i + 1) + " : " + module_lists[i][0])
65                             print("Size of reg \\" + (reg_name) + "\":", size)
66                             statement_lists.append("Size of reg \\" + (reg_name) + "\": " + str(size))
67                             print("Number of variations:", rows_count)
68                             statement_lists.append("Number of variations : " + str(rows_count))
69                             print("Expected number of variations:", pow(2, size))
70                             statement_lists.append("Expected number of variations : " + str(pow(2, size)))
71                             print("Number of variations is not equal to expected number of variations")
72                             statement_lists.append("Number of variations is not equal to expected number of variations")
73                             print("=====")
74                             statement_lists.append("=====")
75                             print()
76                             break
77                         else:
78                             break
79
80
81 #print(size_list_for_case)
82 check_full_case(module_lists)

```

## Detailed Description

The `check_full_case` function is designed to verify that each `case`, `casex`, or `casez` statement within a list of Verilog modules has a full set of case items, thereby preventing incomplete case specifications which can lead to latches or unexpected behavior in hardware. Here's a detailed breakdown of how the function operates:

## **Initialization and Preprocessing**

- The function starts by identifying all modules that contain case statements using `calculating_case_index` and generates a list of registers with `generating_reg_list` for the identified modules.
- It initializes `size_list_for_case` to keep track of sizes of the registers involved in the case statements and a mask to flag whether a default case is present.

## **Iterating Through Modules with Case Statements**

- For each module index in `cases_index`, it iterates through each line of the module.
- It looks for lines starting with `case`, `casez`, or `casel` to identify the beginning of case statements.

## **Analyzing Case Statements**

- For each identified case statement, it locates the register or signal that the case statement is evaluating and determines its size using information from the previously generated `reg_list`.
- It then counts the number of distinct case items (ignoring the default case) present in the case statement by counting the number of colons (:) that typically represent case item beginnings.
- It also checks if a 'default' case is provided by looking for the keyword 'default' within the case statement.

## **Determining Fullness of Case Statements**

- For each case statement, the function calculates the expected number of variations based on the size of the register being evaluated (e.g., a 2-bit register would have 4 variations - 00, 01, 10, 11).
- It compares the count of actual case items with the expected number of variations. If these counts don't match and there's no 'default' case to cover missing scenarios, it identifies the case as "Non-Full" and notes this as an issue.

## **Reporting Non-Full Case Statements**

- If a non-full case statement is found, the function prints detailed information about it, including the module number, the line number of the case statement, the name and size of the register, the actual and expected number of variations, and a message indicating that the number of variations doesn't match the expected number.
- All this information is also appended to `statement_lists` for further processing or output.

## **Utility of the Function**

- By ensuring that each case statement has a comprehensive set of case items or a default case, the function helps in avoiding incomplete specifications that might lead to unpredictable hardware behavior. This is crucial for reliable digital design and synthesis from Verilog code.

This function is part of a larger suite of tools intended for static analysis of Verilog code, helping designers ensure their hardware description is robust, complete, and free of common logical errors before proceeding to synthesis and implementation.

#### 4.3.5 Non-Parallel Case checker



```
1 def extract_text_before_colon(input_text):
2     # Find the index of the colon
3     colon_index = input_text.find(':')
4
5     if colon_index != -1:
6         # Extract the text before the colon
7         text_before_colon = input_text[:colon_index].strip()
8         return text_before_colon
9     else:
10        return "None"
```

#### Detailed Description

The `extract_text_before_colon` function is designed to parse a given string and extract the portion of text that occurs before the first colon (`:`) character. This function is particularly useful in parsing and analyzing structured text or code where colons might separate key-value pairs, definitions, or other significant segments. Here's how the function operates:

#### Finding the Colon

- The function begins by searching for the index of the first colon in the `input_text` using the `find` method. The `find` method returns the lowest index of the substring (in this case, the colon) if found, otherwise `-1`.

#### Extracting Text

- If a colon is found (i.e., `colon_index` is not `-1`), the function proceeds to extract all text before this colon. It does so by slicing the `input_text` from the start up to the `colon_index`.
- It then applies the `strip` method to remove any leading or trailing whitespace from the extracted text. This cleanup is particularly useful in ensuring that the returned text is neat and does not include extra spaces that might have been around the colon in the original text.

#### Return Value

- If the text before the colon is successfully extracted, it returns this text.
- If no colon is found in the `input_text`, the function returns `"None"`.

By providing a clean and straightforward way to get the text before a colon in a string, this function can be a valuable component in parsing and interpreting structured data or code, such as configuration settings, programming language structures, or any other colon-separated format. Its implementation is concise and efficient, suitable for integration into larger text processing or analysis routines.



```
1 def can_be_number(input_text):
2     try:
3         input_text = input_text.replace(' ', '')
4         if input_text[2] == 'b':
5             input_text = input_text.split('b')[1]
6             #print(input_text)
7         elif input_text[2] == 'd':
8             input_text = input_text.split('d')[1]
9         elif input_text[2] == 'h':
10            input_text = input_text.split('h')[1]
11            input_text = int(input_text, 16)
12            int(input_text)
13            return True
14     except :
15         return False
16 can_be_number("1'b0")
```

## Detailed Description

The `can_be_number` function is designed to check if a given input text string represents a numerical value in various potential formats, particularly those commonly used in hardware description languages like Verilog. It specifically looks for binary (b), decimal (d), or hexadecimal (h) number representations. Here's how the function operates:

### Preprocessing

- The function begins by removing all spaces from the `input_text` to ensure that extra spaces do not affect the interpretation of the number.

### Checking for Numerical Formats

- The function then checks if the third character of the `input_text` indicates a binary (b), decimal (d), or hexadecimal (h) number. This is based on a common notation where the number is preceded by its size and type, for example, "1'b0" for a 1-bit binary 0 or "2'hF" for a 2-bit hexadecimal F.
- Depending on the type indicated, it splits the string at the respective character and takes the part after it as the number to be interpreted. For hexadecimal numbers, it also converts the extracted part to an integer using base 16.

## **Validity Check**

- After isolating the potential number, it attempts to convert the string to an integer using `int(input_text)`. If this conversion is successful, it means the text can be interpreted as a number, and the function returns True.
- If any error occurs during the process (caught by the `except` block), such as if the input text is not a valid number or doesn't follow the expected format, the function returns False.

## **Return Value**

- The function returns True if the `input_text` can be interpreted as a binary, decimal, or hexadecimal number. Otherwise, it returns False.

By testing the input "1'b0", which is a common way to represent a single binary 0 in hardware description languages, the function returns True, confirming that it correctly interprets this as a binary number. This function can be particularly useful in parsing and validating numbers in configurations, specifications, or any scenario where numbers may come in various representational formats.



```

1 def is_parallel_sequence(lst):
2     lst0 = [element.replace('?', '0') for element in lst]
3     lst0 = [element.replace('x', '0') for element in lst0]
4     lst1 = [element.replace('?', '1') for element in lst]
5     lst1 = [element.replace('x', '1') for element in lst1]
6
7     set0 = set(lst0)
8     set1 = set(lst1)
9     if len(set0) < len(lst0) or len(set1) < len(lst1):
10        return False
11    else:
12        return True

```

## Detailed Description

The `is_parallel_sequence` function is designed to determine if a given list of binary sequences (with potential wildcards) can be considered parallel. In the context of hardware description languages like Verilog, parallel case statements should cover all possible combinations of inputs without overlap, ensuring that each case is unique. This function aims to validate that by interpreting wildcard characters ('?' or 'x') as both '0' and '1'. Here's how the function works:

### Preprocessing Lists

- The function creates two new lists from the original list (`lst`): `lst0` and `lst1`. Both lists are versions of the original, where wildcard characters '?' and 'x' are replaced with '0' and '1', respectively.
- `lst0` is the version where all wildcards are pessimistically interpreted as '0', and `lst1` is where they are optimistically interpreted as '1'.

### Creating Sets for Uniqueness Check

- It converts both `lst0` and `lst1` into sets, `set0` and `set1`. Sets in Python are collections of unique elements, so any duplicates in `lst0` or `lst1` are removed in this conversion. This step is crucial for checking if the original list had any overlapping or redundant elements.

### Checking for Parallelism

- The function compares the lengths of `set0` and `set1` against the original `lst0` and `lst1`. If any duplicates were removed (indicating the presence of non-unique elements), the length of the set would be less than the length of the original list.
- If either `set0` or `set1` is shorter than its corresponding list, it means there were non-unique elements in the original list, implying that the sequence is not parallel (as it contains overlapping cases). In this case, the function returns `False`.
- If the lengths match for both sets and lists, indicating all elements were unique and there's no overlap, the function returns `True`, implying that the sequence is parallel.

## **Return Value**

- The function returns True if the provided list can be considered a parallel sequence, meaning it doesn't contain overlapping or redundant elements when interpreting wildcards as both '0' and '1'. Otherwise, it returns False.

This function can be particularly useful in validating the integrity of case statements in Verilog or similar scenarios where ensuring non-overlapping, comprehensive coverage of cases is critical. By checking for parallelism, designers can avoid logical errors or inefficiencies in their digital circuits.

```

1  def check_parallel_case(module_lists):
2      parallel_case = calculating_case_index(module_lists)
3      mask2 = 0
4      for i in parallel_case:
5          mask = 0
6          case_values = []
7          for j in module_lists[i]:
8
9              k_counter = 0
10             parallel_case_counter = 0
11             if j.startswith('case') or j.startswith('casez') or j.startswith('casex'):
12                 # iterate over lines after case
13                 #print(j)
14                 case_number = j
15                 if "synopsis" in j:
16                     tmp = j.split(" ")
17                     if "parallel_case" in tmp:
18                         mask2 = 1
19                         break
20
21
22             for k in module_lists[i][module_lists[i].index(j)+1:]:
23                 #print(k)
24                 k_counter += 1
25                 num = extract_text_before_colon(k)
26                 if num != "None" and num != "default":
27                     case_values.append(num)
28                     if can_be_number(num):
29                         parallel_case_counter += 1
30                         #print("yes")
31                         # mask = 1
32
33                     if k.startswith('endcase'):
34                         break
35
36             for t in case_values:
37                 if can_be_number(t):
38                     mask = 1
39                 else:
40                     mask = 0
41                     break
42
43         if mask == 0 and mask2 == 0 :
44             if is_parallel_sequence(case_values) == False:
45                 print("Non-Parallel Case:")
46                 statement_lists.append("\nNon-Parallel Case:")
47                 print("Module", i + 1, ":", module_lists[i][0])
48                 statement_lists.append("Module " + str(i + 1) + " : " + module_lists[i][0])
49                 for x in line_num_list:
50                     if x[0] == i and x[2] == case_number:
51                         line_num = x[1] + 1
52                     print("Line Number:", line_num)
53                     statement_lists.append("Line Number : " + str(line_num))
54                     print("====")
55                     statement_lists.append("====")
56                     print()
57
58         if mask2 == 1:
59             mask2 = 0

```

## Detailed Description

The `check_parallel_case` function is designed to analyze a list of Verilog modules and identify non-parallel case statements. Parallel case statements are important in digital design because they ensure that for each possible input, exactly one case is executed, preventing ambiguity and potential synthesis issues. Here's how the function works:

## Initialization and Case Identification

- It starts by identifying all modules with case statements using the `calculating_case_index` function and initializes `mask2` to track specific conditions (like the presence of a "synopsys parallel\_case" directive).
- It iterates through each identified module index in `parallel_case`.

## Iterating Through Modules and Lines

- For each module, it iterates through the lines to find case statements, indicated by lines starting with '`case`', '`casez`', or '`casex`'.
- Once it finds a case statement, it checks if it's marked as a "parallel\_case" by Synopsys pragmas/directives. If so, it skips further checks for this case statement (`mask2` is set to 1).

## Collecting Case Values

- For each case statement not skipped, it iterates through the lines following the `case` keyword to collect all case values (the part before the colon) using the `extract_text_before_colon` function. It ignores any '`default`' labels and non-numeric values.
- These case values are stored in `case_values`, which will be used to determine if the case statement is parallel.

## Checking for Parallelism

- After collecting all case values for a particular case statement, the function checks if these values form a parallel sequence using the `is_parallel_sequence` function. This involves replacing any wildcard characters and checking for unique entries.
- If the sequence is not parallel (indicating overlapping or incomplete case items) and there's no "parallel\_case" directive (`mask2` is 0), the function identifies it as a "Non-Parallel Case".

## Reporting Non-Parallel Cases

- For any non-parallel case statements found, the function prints and records details, including the module number, line number, and a message indicating it's a non-parallel case. This information is appended to `statement_lists` for future use or reporting.

## Function Utility

- This function is crucial for verifying the integrity and efficiency of case statements in Verilog modules. Ensuring that case statements are parallel helps avoid logic errors and hardware synthesis problems, making the verification process an integral part of the design and debugging cycle in hardware description.

By automating the detection of non-parallel cases, the `check_parallel_case` function aids developers in creating more reliable and deterministic digital circuits, ensuring that every possible input is accounted for exactly once in the design's conditional logic.

#### 4.3.6 Arithmetic Overflow

```
1 def checkArithmeticOverflow(module_lists):
2     # extracting the variables from the module
3     variable_list = [[] for _ in range(len(module_lists))]
4
5     for module_index, module in enumerate(module_lists, start=1):
6         #print("Module Number:", module_index)
7         for variable_declaration in module:
8             # check if the variable is input, output, wire, or reg
9             if variable_declaration.startswith('input ', 'output ', 'wire ', 'reg '):
10                 # Extract variable name and size
11                 parts = variable_declaration.split()
12                 parts[-1] = parts[-1].rstrip(';')
13                 # Variable names are strings after '[number:number]' or after 'reg', 'wire', 'input', 'output'
14                 variable_names = [part.strip(',') for part in parts[1:] if part not in ('reg', 'wire', 'input', 'output')]
15                 for i in variable_names:
16                     if '[' in i and ']' in i:
17                         variable_names.remove(i)
18
19
20                 index = 0
21                 for i in variable_names:
22                     if '=' in i:
23                         variable_names.pop(index)
24                         variable_names.pop(index)
25                     index += 1
```

```
1     variable_size = 1 # Default size is 1
2
3     # Check if [number-1:0] pattern is present
4     if '[' in variable_declaration and ')' in variable_declaration:
5         size_part = variable_declaration.split('[')[1].split(')')[0]
6
7         # Extract the size correctly
8         if ':' in size_part:
9             sizes = size_part.split(':')
10            variable_size = abs(int(sizes[0]) - int(sizes[1])) + 1
11        else:
12            variable_size = int(size_part) + 1
13
14     # Store the variable names and size
15     variable_list[module_index - 1].extend([[name, variable_size] for name in variable_names if name])
16
17 #print("Variable List:", variable_list[module_index - 1])
```



```

1 # extracting the operations from the module
2 operation_list = []
3 for operation in module:
4     if '=' in operation:
5         if '+' in operation or '-' in operation or '*' in operation or '/' in operation:
6             # Extract the operation
7             parts = operation.split('=')
8             parts[-1] = parts[-1].rstrip(';')
9             parts = [part.split(' ') for part in parts]
10            # Remove empty strings
11            for part in parts:
12                while '' in part:
13                    part.remove('')
14
15            print("Parts:", parts)
16
17            left_side_size = 0
18            right_side_size = 0
19            for variable in variable_list[module_index - 1]:
20                if variable[0] in parts[0]:
21                    left_side_size = variable[1]
22                    break
23            for variable in variable_list[module_index - 1]:
24                if variable[0] in parts[1]:
25                    right_side_size = max(variable[1], right_side_size)
26
27            binary_size = re.findall(r'\b(\d+\b[01]+\b)', operation)
28            for i in binary_size:
29                size = i.split('\b')[0]
30                size = int(size)
31                if size > right_side_size:
32                    right_side_size = size
33
34
35
36
37            if left_side_size <= right_side_size:
38                print("\nPossible Arithmetic Overflow in module", module_index, ":", module[0])
39                statement_lists.append("\nPossible Arithmetic Overflow in module " + str(module_index) + " : " + module[0])
40            for x in line_num_list:
41                if x[0] == module_index-1 and x[2] == operation:
42                    line_num = x[1] + 1
43                    print("Line Number:", line_num)
44                    statement_lists.append("Line Number : " + str(line_num))
45                    print("Line: ", operation)
46                    statement_lists.append("Line: " + operation)
47                    print("Left side size:", left_side_size)
48                    statement_lists.append("Left side size: " + str(left_side_size))
49                    print("Right side size:", right_side_size)
50                    statement_lists.append("Right side size: " + str(right_side_size))
51
52
53
54
55            operation_list.append(parts)
56
57
58        if len(operation_list) == 0:
59            pass
60        else:
61            print("Operation List:", operation_list)
62            statement_lists.append("Operation List: " + str(operation_list))
63            print("====")
64            statement_lists.append("====")
65
66        #print()

```

## Detailed Description

The `checkArithmeticOverflow` function is designed to analyze arithmetic operations within a list of Verilog modules for potential overflow issues. It identifies situations where the size of variables on the left-hand side of an assignment may not be sufficient to hold the result of the operation on the right-hand side. Here's a detailed breakdown of the function:

## Initialization

- The function initializes `variable_list` to store variable names and sizes for each module. It then iterates through each module in the provided `module_lists`, identifying variables and their sizes based on declarations like 'input', 'output', 'wire', and 'reg'.

## Variable Extraction

- For each variable declaration in the module, it extracts the variable name and size, handling both single-bit and multi-bit declarations. It accounts for the typical Verilog bit-width specification format (`[m:n]`) to calculate the size.

## Identifying Arithmetic Operations

- The function then iterates through each line in the module to find lines with arithmetic operations (+, -, \*, /). When it finds such a line, it splits it into parts to identify the variables involved and the operation itself.
- It also accounts for binary constants in operations, extracting their sizes directly from the operation line to ensure that the right-hand side size calculation is accurate.

## Size Comparisons and Overflow Check

- For each arithmetic operation, the function compares the size of the variable on the left-hand side of the assignment (`left_side_size`) with the calculated size of the entire operation on the right-hand side (`right_side_size`).
- If the left-side size is less than or equal to the right-side size, there's a potential for arithmetic overflow, and the function prints details about the possible overflow, including the module number, line number, the line itself, and the sizes of the left and right sides.

## Reporting Potential Overflows

- All instances of potential arithmetic overflow are printed out with relevant information for further analysis or debugging. This information is also appended to `statement_lists`, presumably for generating a comprehensive report after the function execution.

## Utility of the Function

- The function is beneficial in verifying the integrity of arithmetic operations in Verilog code, particularly for preventing overflow issues that could lead to unexpected behavior or logic errors in synthesized digital circuits. By ensuring that variables are properly sized to handle the results of operations, developers can create more robust and reliable hardware designs.

By automating the detection of potential arithmetic overflow issues, `checkArithmeticOverflow` aids developers in preemptively addressing one of the common pitfalls in hardware description and ensuring that the designed circuits will behave as expected under all legal input conditions.

#### 4.3.7 Inferring latch



```
 1 def check_infer_latch(module_lists):
 2     line_count = 0
 3
 4     for module_index, module in enumerate(module_lists, start=1):
 5         always_blocks = []
 6         used_signals = set()
 7         module_declaration_line = module[0]
 8         used_signals.update(set(re.findall(r'\b(\w+)\b', re.search(r'\bmodule\s+\w+\s*\((.*?)\)', module_declaration_line).group(1))))
 9         for i, line in enumerate(module):
10             if re.search(r'always@\(', line):
11                 always_blocks.append(i)
12
13             for always_index in always_blocks:
14                 sensitivity_line = module[always_index]
15                 sensitivity_line = sensitivity_line.replace("always", "").replace("@", "").strip()
16
17                 # Extract the block content including the line with 'always' keyword
18                 block_content = [sensitivity_line] + module[always_index + 1:]
19
20                 # Check for latch inference scenarios
21                 check_sensitivity_list(sensitivity_line, module_index, line_count + always_index + 1, used_signals)
22                 check_feedback_loop(block_content, module_index, line_count + always_index + 1)
23                 check_if_without_else(block_content, module_index, line_count + always_index + 1)
24                 check_case_without_default(block_content, module_index, line_count + always_index + 1)
25
26             # Update line_count for the next module
27             line_count += len(module)
28
```

#### Detailed Description

The `check_infer_latch` function is designed to analyze Verilog modules for scenarios that might infer latches. Latches are often unintended in synchronous designs and can lead to issues with timing and behavior. They are typically inferred due to incomplete sensitivity lists or conditional statements in `always` blocks. Here's how the function operates:

##### \*Initialization

- The function iterates through each module provided in `module_lists`, keeping track of the total line count (`line_count`) across all modules for accurate line number reporting.

#### Extracting Used Signals

- For each module, it extracts the signals used in the module declaration (i.e., the module's ports) using regex and adds them to the `used_signals` set. This is essential for checking sensitivity lists in `always` blocks later.

#### Identifying `always` Blocks

- The function searches for `always` blocks within each module. It identifies these blocks by lines starting with the keyword `always` followed by `@`, indicating the sensitivity list of the block.

#### Analyzing `always` Blocks

- For each identified `always` block, the function:
  - \* Extracts the sensitivity list, cleaning it up to remove the keywords `always` and `@`.
  - \* Constructs the block content, including the sensitivity list and all subsequent lines until the end of the block.

- It then checks for several common scenarios that might infer latches:
  - \* **Sensitivity List Issues:** Using `check_sensitivity_list`, it checks if the sensitivity list is incomplete or incorrect, which could lead to latches as the block might not trigger correctly for all relevant signal changes.
  - \* **Feedback Loops:** Using `check_feedback_loop`, it checks for combinational feedback loops, which can inadvertently create latches.
  - \* **Missing 'else' in Conditional Statements:** Using `check_if_without_else`, it checks for `if` statements without corresponding `else` parts. Incomplete conditional statements are a common source of inferred latches.
  - \* **Case Statements Without Default:** Using `check_case_without_default`, it checks for `case` statements without a `default` case, another potential source of inferred latches.

## Utility and Reporting

- By systematically checking each `always` block in every module for these conditions, the function aims to identify and report specific lines and constructs that might infer latches. This is crucial for designers aiming for synchronous, latch-free designs, especially in FPGA and ASIC implementations where timing predictability and control are paramount.

## Updating Line Count

- After analyzing each module, it updates the `line_count` to include the lines in the current module, ensuring that line numbers reported for subsequent modules are accurate.

This function is a part of a larger suite of analysis tools aimed at improving the quality and predictability of hardware designs by identifying and warning about constructs that might infer latches. Inferred latches can be a significant source of design issues, making this type of analysis extremely valuable in the verification and validation stages of digital design.

```

1 def check_sensitivity_list(sensitivity_line, module_index, line_number, used_signals):
2     # Check if sensitivity_line is "@" or contains clk
3     if "*" in sensitivity_line or "clk" in sensitivity_line:
4         return
5
6     # Extract signals from the sensitivity line
7     sensitivity_list = re.findall(r'\b([a-zA-Z_]\w*)\b', sensitivity_line)
8     # Remove non-signal elements from the sensitivity list
9     sensitivity_list = [signal for signal in sensitivity_list if signal not in ["*", "()"]]
10
11    # Check for missing signals
12    missing_signals = set()
13    for signal in used_signals:
14        if signal not in sensitivity_list:
15            missing_signals.add(signal)
16
17    for x in line_num_list:
18        if sensitivity_line in x[2]:
19            line_number = x[1] + 1
20
21    # Print results
22    if missing_signals:
23        print(f"\nMay Infer Latch in module {module_index}, : {module_lists[module_index-1][0]}, line: {line_number}")
24        statement_lists.append(f"May Infer Latch in module {module_index}, : {module_lists[module_index-1][0]}, line: {line_number}")
25        print(f"Reason: Signal(s) missing in the sensitivity list: {', '.join(missing_signals)}")
26        statement_lists.append(f"Reason: Signal(s) missing in the sensitivity list: {', '.join(missing_signals)}")
27        print("====")
28    statement_lists.append("====")
29    return

```

## Detailed Description

The `check_sensitivity_list` function is part of a larger set of functions aimed at analyzing Verilog modules for potential issues that might infer latches. Specifically, this function examines the sensitivity list of an `always` block to ensure that it includes all signals used in the block. An incomplete sensitivity list is a common source of unintended latches in synthesizable Verilog. Here's a breakdown of its operation:

### Early Return for Wildcard Sensitivity Lists

- The function first checks if the sensitivity list is either a wildcard list (indicated by `@*`) or contains the clock signal (`clk`). In either case, it is assumed to be comprehensive, and the function returns early as there's no need to check for missing signals.

### Extracting Signals from the Sensitivity List

- It uses a regex to extract all word-like strings from the sensitivity list, presumed to be signal names. It then filters out any non-signal elements (like the wildcard character `*` or parenthesis `()`).

### Checking for Missing Signals

- The function compares the extracted signals against the `used_signals`, which presumably contains all signals used within the block. It identifies any signals from `used_signals` that are not in the sensitivity list and adds them to `missing_signals`.

### Updating Line Number

- For accurate reporting, the function attempts to update the `line_number` to correspond to the line number of the sensitivity list within the entire module, presumably using a pre-existing list of lines and numbers (`line_num_list`).


## **Reporting Missing Signals**

- If any `missing_signals` are found, the function prints and records information indicating that the module and specific line might infer a latch. The report includes the module number, module name, line number, and the missing signals. This information is critical for debugging and rectifying the potential latch issue.

## **Utility and Importance**

- Sensitivity lists are crucial in defining when an `always` block should execute. A missing signal in the sensitivity list can result in an inferred latch, as the synthesis tool assumes the block should hold its value until the next trigger. Therefore, ensuring a complete sensitivity list is vital for predictable synchronous design.
- This function aids in the verification and debugging process by automating the detection of such sensitivity list omissions, guiding designers to create more robust and reliable digital circuits.

By systematically checking the sensitivity lists of `always` blocks, `check_sensitivity_list` helps prevent one of the common mistakes in Verilog coding that leads to latches, thereby enhancing the quality and predictability of the hardware design.



```

1 def check_if_without_else(block_content, module_index, line_number):
2     found_if = False
3     found_else = False
4
5     for line in block_content:
6         if re.search(r'\bif\b', line):
7             for x in line_num_list:
8                 if line in x[2]:
9                     line_number = x[1] + 1
10                found_if = True
11
12            # Check for 'else' inside 'always' block
13            if found_if and re.search(r'\belse\b', line):
14                found_else = True
15
16
17        # If we reach here, it means 'if' was not followed by 'else' inside 'always' block
18    if found_if and not found_else:
19        print(f"\nInfer Latch in module {module_index}, : {module_lists[module_index - 1][0]}, line: {line_number}")
20        statement_lists.append(f"Infer Latch in module {module_index}, : {module_lists[module_index - 1][0]}, line: {line_number}")
21        print("Reason: 'if' statement without 'else' detected")
22        statement_lists.append("Reason: 'if' statement without 'else' detected")
23        print("=====")
24        statement_lists.append("=====")

```

## Detailed Description

The `check_if_without_else` function is designed to analyze the contents of an `always` block in a Verilog module to detect any `if` statements that are not properly paired with `else` statements. Missing `else` clauses in conditional statements can lead to unintended latches, as the synthesis tool may infer that the value should be held (latched) when the condition is not met. Here's how the function operates:

### Initialization

- It initializes two flags: `found_if` to indicate whether an `if` statement has been found and `found_else` to indicate whether a corresponding `else` statement has been found.

### Iterating Through Block Content

- The function iterates through each line in `block_content`, which contains the lines of an `always` block extracted from a Verilog module.

### Identifying if and else Statements

- For each line, it uses regex to search for the presence of `if` and `else` statements.
- If an `if` statement is found, `found_if` is set to True, and it attempts to update the `line_number` to correspond to the line number of the `if` statement within the entire module, using a pre-existing `line_num_list`.
- It then continues to search the following lines for an `else` statement corresponding to the `if`. If an `else` is found after the `if`, `found_else` is set to True.

### Checking for Missing else

- After iterating through all lines, it checks if an `if` was found without a corresponding `else`. This is indicated by `found_if` being True and `found_else` being False.


## **Reporting Inferred Latch**

- If an `if` without `else` is detected, the function prints and records information indicating a potential inferred latch. It includes the module index, module name, line number of the `if` statement, and a message noting the absence of an `else`. This information is appended to `statement_lists` for further reporting or analysis.

## **Utility and Importance**

- Ensuring every `if` statement in an `always` block has a corresponding `else` is critical for defining behavior for all possible input combinations and preventing synthesis tools from inferring latches. This function helps identify such issues, guiding developers to create more deterministic and latch-free designs.
- By automating the detection of these issues, `check_if_without_else` contributes to the verification and validation processes in digital circuit design, improving the reliability and predictability of the resulting hardware.

By systematically checking for missing `else` statements in conditional constructs, this function assists in preempting one of the common pitfalls in hardware description languages, helping to ensure that the resulting hardware design is robust and functions as intended.



```

1 def check_case_without_default(block_content, module_index, line_number):
2     found_case = False
3     found_default = False
4
5     for line in block_content:
6         if re.search(r'^\s*case\b', line):
7             if not re.search(r'//\/*synopsis\s*full_case', line):
8                 for x in line_num_list:
9                     if line in x[2]:
10                         line_number = x[1] + 1
11                         found_case = True
12
13             if found_case and re.search(r'^\s*default\b', line):
14                 found_default = True
15
16     if found_case and not found_default:
17         print(f"\nMay Infer Latch in module {module_index},: {module_lists[module_index-1][0]}, line: {line_number}")
18         statement_lists.append(f"May Infer Latch in module {module_index},: {module_lists[module_index-1][0]}, line: {line_number}")
19         print("Reason: 'case' statement without 'default' detected")
20         statement_lists.append("Reason: 'case' statement without 'default' detected")
21         print("=====")
22         statement_lists.append("=====")
23
24 return

```

## Detailed Description

The `check_case_without_default` function is specifically aimed at detecting 'case' statements within an `always` block of Verilog modules that lack a 'default' case. In Verilog, omitting the 'default' case in a 'case' statement might lead to latch inference if not all possible case scenarios are explicitly covered. Here's how it works:

### Initialization

- The function initializes two boolean flags, `found_case` and `found_default`, to track whether a 'case' statement and its corresponding 'default' clause are found within the block content.

### Iterating Through Block Content

- The function iterates through each line in `block_content`, which includes the lines of an `always` block extracted from a Verilog module.

### Identifying 'case' Statements

- For each line, it uses regex to search for a 'case' statement (lines starting with 'case' and not commented out as a 'synopsis full\_case'). If found, it sets `found_case` to True and attempts to update the `line_number` using `line_num_list`.

### Searching for 'default' Clause

- Once a 'case' statement is found, the function continues to look for a 'default' clause in the subsequent lines within the same 'case' block. If a 'default' is found, `found_default` is set to True.

### Detecting Cases Without 'default'

- After iterating through all lines, if a 'case' statement (`found_case` is True) without a corresponding 'default' (`found_default` is False) is detected, it indicates a potential issue where the 'case' statement might infer a latch.


## **Reporting Potential Latch Inference**

- If such a 'case' without 'default' is found, the function prints and records information indicating a potential latch inference. It includes the module index, module name, line number of the 'case' statement, and a message highlighting the absence of 'default'. This information is appended to `statement_lists` for further reporting or analysis.

## **Utility and Importance**

- Ensuring every 'case' statement in Verilog has a corresponding 'default' clause is crucial for defining behavior for all possible input combinations and preventing synthesis tools from inferring latches. This function helps identify such issues, guiding developers to create more deterministic and latch-free designs.
- By automating the detection of these issues, `check_case_without_default` contributes to the verification and validation processes in digital circuit design, improving the reliability and predictability of the resulting hardware.

By methodically checking for missing 'default' clauses in 'case' statements, this function assists in preempting one of the common pitfalls in hardware description languages, ensuring that the resulting hardware design functions as intended without unintended latches or undefined behaviors.



```

1 def check_feedback_loop(block_content, module_index, line_number):
2     dependencies = {} # Dictionary to store signal dependencies
3
4     # Extract signal dependencies from the block content
5     for line in block_content[1:]: # Exclude the sensitivity line
6         match = re.search(r'\b(\w+)\s*(<|=)\s*(.+?)\s*', line)
7         if match:
8             left_signal, operator, right_expr = match.groups()
9             dependencies[left_signal] = re.findall(r'\b\w+\b', right_expr)
10
11    # Check for feedback loops
12    for signal in dependencies:
13        if signal in dependencies[signal]:
14            for x in line_num_list:
15                if block_content[0] in x[2]:
16                    line_number = x[1] + 1
17                    print(f"\nMay Infer Latch in module {module_index}, : {module_lists[module_index-1][0]}, line: {line_number}")
18                    statement_lists.append(f"\nMay Infer Latch in module {module_index}, : {module_lists[module_index-1][0]}, line: {line_number}")
19                    print("Reason: Combinational Feedback loop detected")
20                    statement_lists.append("Reason: Combinational Feedback loop detected")
21                    print("====")
22                    statement_lists.append("====")
23    return
24
25
26 # Call the modified checker function
27 check_infer_latch(module_lists)

```

## Detailed Description

The `check_feedback_loop` function is part of a suite of functions designed to detect potential latch inference in Verilog modules, specifically by identifying feedback loops within `always` blocks. Feedback loops in combinational logic can inadvertently create latches or result in unstable behavior. Here's how the function operates:

### Initialization

- It starts by creating an empty dictionary `dependencies` to track signal dependencies within the `always` block. Each key will be a signal name, and the corresponding value will be a list of signals that it depends on.

### Extracting Signal Dependencies

- The function iterates through each line in `block_content` (excluding the sensitivity list, the first line). It uses regex to identify assignments (`=` or `<=`) and extracts the left-hand signal (the one being assigned) and the right-hand expression (the dependency).
- It then further extracts any word-like strings from the right-hand expression, interpreting them as signal names the left-hand signal depends on. These are stored in the `dependencies` dictionary under the respective left-hand signal name.

### Checking for Feedback Loops

- The function iterates through the `dependencies` dictionary to check for each signal if it depends directly on itself, which would indicate a feedback loop. This check is performed by seeing if the signal's own name appears in its list of dependencies.
- If a feedback loop is found, it means the signal's value is being used in the computation of its next value without any intervening storage element, which is a classic scenario for unintended latch inference.

## **Updating Line Number and Reporting**

- For accurate reporting, the function attempts to update the `line_number` to correspond to the line number of the detected feedback loop within the entire module, using a pre-existing `line_num_list`.
- If a feedback loop is detected, the function prints and records a message indicating potential latch inference due to a feedback loop, including the module index, module name, and the line number. This information is critical for debugging and rectifying the potential latch issue.

## **Utility and Importance**

- Detecting feedback loops in combinational logic is essential for ensuring stable and predictable circuit behavior. Feedback loops can result in the synthesis tool inferring latches or causing the design to behave in unexpected ways. Identifying and resolving such loops is vital in digital design, especially for synchronous designs targeting FPGAs or ASICs.
- By automating the detection of feedback loops, `check_feedback_loop` aids in the verification and validation process of digital circuits, enhancing the reliability and predictability of the resulting hardware.

The `check_feedback_loop` function is an example of how static analysis can be used to detect and prevent common pitfalls in hardware design, contributing to the creation of more robust and well-behaved digital systems.

#### 4.3.8 Unreached Block



```
1 def extract_initial_values(module_lists):
2     initial_values = {}
3
4     # Improved regex pattern to capture Verilog style
5     # binary values
6     initial_pattern = re.compile(r'\b(\w+)\s*=\s*(\d+\b[01]+);')
7
8     inside_initial_block = False
9
10    for lines in module_lists:
11        for line in lines:
12            if 'initial' in line:
13                inside_initial_block = True
14            elif 'end' in line and
15                inside_initial_block:
16                inside_initial_block = False
17            elif inside_initial_block:
18                match =
19                    initial_pattern.search(line)
20                if match:
21                    var, value = match.groups()
22                    initial_values[var] = value
23
24    return initial_values
```

#### Detailed Description

The function `extract_initial_values` is designed to parse through a list of Verilog modules and extract initial values set in the `initial` blocks. These initial values are commonly used in Verilog to set up initial conditions for simulation or specify default values for registers. Here's a breakdown of its operations:

#### Initialization

- It initializes an empty dictionary `initial_values` to hold the variable names and their initial values.

#### Defining a Regex Pattern

- It sets up an `initial_pattern` regex pattern designed to match Verilog-style binary value assignments (e.g., `var_name = 4'b1010;`). This pattern is used to find and extract both the variable name and its initial value.

## **Iterating Through Modules and Lines**

- The function iterates through each module and each line within those modules in `module_lists`. It looks for `initial` blocks, which are standard in Verilog for defining initial conditions.


## **Detecting and Parsing initial Blocks**

- When it finds an `initial` keyword, it marks that it's inside an initial block (`inside_initial_block = True`). It stays in this mode until it encounters an `end` keyword, signifying the end of the `initial` block.
- For every line inside an `initial` block, it applies the `initial_pattern` regex to find and extract variable assignments. When a match is found, it captures the variable name and value, adding them to the `initial_values` dictionary.

## **Return Value**

- After processing all modules, the function returns the `initial_values` dictionary, which contains the variable names and their extracted initial values as key-value pairs.

This function is particularly useful for simulation setups or analyses that need to understand or modify the initial state of various variables in a Verilog design. By extracting initial values, the function aids in the preparation or understanding of how a Verilog module will behave when first run or reset, providing valuable insights into the design's intended initial state.



```

1 def normalize_bit_length(value):
2
3     # Normalizing binary values to their simplest form
4     # for comparison
5     # Example: from '2'b00' to '1'b0'
6     match = re.match(r"(\d+)b([01]+)", value)
7     if match:
8         bits, binary = match.groups()
9         return f"{int(binary, 2)}"
10    # Returns the integer value of the binary
11    return value

```

## Detailed Description

The function `normalize_bit_length` is designed to convert binary representations in Verilog (which may include explicitly stated bit lengths) to their simplest integer form. This function is useful when you need a consistent format for comparing or further processing binary values, typically when those values are provided in Verilog's bit-length specific notation. Here's how it operates:

### Regex Matching

- The function uses a regular expression to match and capture the bit length and binary value from the provided `value` string. The expected format is something like "4'b1010", where "4" is the number of bits and "1010" is the binary number.

### Normalization

- If a match is found, it splits the value into two parts: `bits` (the bit length) and `binary` (the actual binary number).
- It then converts the binary part into its integer representation using `int(binary, 2)`. This conversion strips off any leading zeros and ignores the specified bit length, effectively normalizing the value.

### Return Value

If the provided `value` is in the expected binary format, it returns the integer representation of the binary number. Also, If no match is found (meaning the `value` is not in the expected format), it simply returns the original `value`.

This function is particularly helpful in contexts where binary values are represented with varying bit lengths, but you need to compare or compute based on their numerical value regardless of how many bits were initially specified. By converting all binary values to their simplest integer form, `normalize_bit_length` ensures consistency and simplifies further operations or comparisons.



```
1 def analyze_verilog(module_lists):
2     issues = {}
3     current_module = None
4     line_num = 0
5
6     initial_values = extract_initial_values(module_lists)
7
8     if_condition_pattern = re.compile(r'if\s*(\s*(\w+)\s*==\s*(\d
9 +\b[01]+\s*))')
10    for lines in module_lists:
11        for line in lines:
12            for x in line_num_list:
13                if x[2] == line:
14                    line_num = x[1] + 1
15                match = re.search(r'module\s+(\w+)', line)
16                if match:
17                    current_module = match.group(1)
18                    issues[current_module] = {
19                        'unreachable_blocks': [],
20                        'module_line_num': line_num,
21                        'initial_values': initial_values.copy()
22                    }
23                continue
24
25                if not current_module:
26                    continue
27
28                match = if_condition_pattern.search(line)
29                if match:
30                    var, expected_value = match.groups()
31                    actual_value = issues[current_module][
32                        'initial_values'].get(var)
33
34                    # Normalizing the bit-length for comparison
35                    if actual_value and
36                    normalize_bit_length(actual_value) !=
37                    normalize_bit_length(expected_value):
38                        issues[current_module]['unreachable_blocks'
39 ].append((line_num, line, var, actual_value, expected_value))
40
41    return issues
```

### Detailed Description

The `analyze_verilog` function is designed to scan through a list of Verilog modules and identify potential issues, specifically focusing on unreachable code blocks due to initial value mismatches in `if` conditions. Here's a breakdown of its operation:

## **1. Initialization:**

- The function initializes an empty dictionary `issues` to hold potential issues detected in each module, categorized by module name.
- It also initializes `current_module` to keep track of the module currently being analyzed and `line_num` for maintaining the line number.

## **2. Extracting Initial Values:**

- It calls `extract_initial_values` to get a dictionary of initial values for variables across all modules.

## **3. Iterating Through Modules and Lines:**

- The function iterates through each line in each module in `module_lists`. It updates the line number (`line_num`) based on a pre-existing `line_num_list` that associates lines of code with their line numbers.

## **4. Identifying Modules and Tracking Issues:**

- For each line, it uses regex to check if the line marks the beginning of a new module (`module+()`). If so, it updates `current_module` and initializes an entry in `issues` for this module.
- Each module's entry in `issues` includes a list for 'unreachable\_blocks', the '`module_line_num`', and a copy of '`initial_values`'.


## **5. Detecting Unreachable Blocks:**

- The function searches for `if` conditions that compare a variable to a binary value (using `if_condition_pattern`).
- If such a condition is found, it retrieves the variable's initial value from the `initial_values` dictionary.
- It then normalizes both the expected value (from the `if` condition) and the actual initial value using `normalize_bit_length` and compares them.
- If the normalized initial value does not match the normalized expected value in the `if` condition, it indicates that the block of code within the `if` condition is potentially unreachable. Such instances are added to the 'unreachable\_blocks' list for the current module in `issues`.

## **6. Return Value:**

- After processing all lines in all modules, the function returns the `issues` dictionary. For each module, this includes any detected 'unreachable\_blocks' with details such as the line number, the problematic line of code, the variable involved, its actual initial value, and the expected value.

By systematically checking for discrepancies between initial values and conditional checks in the code, the `analyze_verilog` function helps identify blocks of code that might never execute, aiding in the optimization and debugging of Verilog modules. This is crucial for ensuring the reliability and efficiency of digital circuits described by the Verilog code, especially before proceeding to synthesis and implementation.



```

1 def report_issues(issues):
2     for module, module_issues in issues.items():
3         if module_issues['unreachable_blocks']:
4             print(f"\nModule: {module}")
5             statement_lists.append(f"\nModule: {module}")
6             for line_num, line, var, actual_value, expected_value in
7                 module_issues['unreachable_blocks']:
8                 print(f"Unreachable Block")
9                 statement_lists.append(f"Unreachable Block")
10                print(f"line {line_num}: {line}")
11                statement_lists.append(f"line {line_num}: {line}")
12                print(f"Variable '{var}' is initialized to {actual_value}
13 , but the condition checks for {expected_value}.")
14                statement_lists.append(f"Variable '{var}' is initialized to
15 {actual_value}, but the condition checks for {expected_value}.")
16                print('=====')
17                statement_lists.append('=====')
18
19 issues = analyze_verilog(module_lists)
20 report_issues(issues)

```

## Detailed Description

The `report_issues` function takes a dictionary of issues identified in Verilog modules, likely generated by the `analyze_verilog` function, and prints out a detailed report for each module where issues were detected. Here's how it operates:

### 1. Iterating Through Issues:

- The function iterates through each module in the `issues` dictionary. Each module's issues are accessed via `module_issues`.

### 2. Checking for Unreachable Blocks:

- For each module, it checks if there are any '`unreachable_blocks`' identified. These are blocks of code that might never execute due to discrepancies between initial values and conditional checks.

### 3. Reporting Details:

- If unreachable blocks are found, it prints and records the module name. Then, for each unreachable block, it provides details including:
  - \* The line number where the issue was detected.
  - \* The line of code itself.
  - \* The variable involved and its actual initial value versus the expected value in the condition.
- This information helps in pinpointing exactly where and why the issue occurs, aiding in debugging and optimizing the Verilog code.

### 4. Formatting the Report:

- It neatly formats the report with clear separation and headers for each module and each issue within the module. This formatting is mirrored in both the printed output and the entries appended to `statement_lists`.

## 5 Results Generated

### 5.1 Non-Full Case

```
● ● ●  
1 Non-Full Case  
2 Line Number : 17  
3 Module 2 : module Vector_Input (A);  
4 Size of reg "A" : 2  
5 Number of variations : 2  
6 Expected number of variations : 4  
7 Number of variations is not equal to expected number of variations  
8 ======  
9  
10 Non-Full Case  
11 Line Number : 107  
12 Module 8 : module UnreachableState(clk, state_out);  
13 Size of reg "current_state" : 2  
14 Number of variations : 3  
15 Expected number of variations : 4  
16 Number of variations is not equal to expected number of variations  
17 ======  
18  
19 Non-Full Case  
20 Line Number : 132  
21 Module 9 : module Incomplete_Case (y_out);  
22 Size of reg "x" : 2  
23 Number of variations : 2  
24 Expected number of variations : 4  
25 Number of variations is not equal to expected number of variations  
26 ======
```

## 5.2 Uninitialized Register

```
● ● ●
1 Module Name: module UninitializedRegister(data_out);
2 Line Number : 76
3 Reg name: "data"
4 Possible Uninitialized reg
5 =====
6
7 Module Name: module UnreachableState(clk, state_out);
8 Line Number : 102
9 Reg name: "next_state"
10 Possible Uninitialized reg
11 =====
12
13 Module Name: module Incomplete_Case (y_out);
14 Line Number : 132
15 Reg name: "x"
16 Possible Uninitialized reg
17 =====
18
19 Module Name: module Full_Case (y_out);
20 Line Number : 175
21 Reg name: "x"
22 Possible Uninitialized reg
23 =====
24
25 Module Name: module MultipleDrivers(input [1:0] x, output out);
26 Line Number : 196
27 Reg name: "y"
28 Possible Uninitialized reg
29 =====
30
31 Module Name: module CombinationalFeedbackLoop(a, b);
32 Line Number : 231
33 Reg name: "b"
34 Possible Uninitialized reg
35 =====
```

### 5.3 Unreachable Block

```
● ● ●  
1 Module: UnreachableBlocks  
2 Unreachable Block  
3 line 62: if (reach == 2'b0)  
4 Variable 'reach' is initialized to 1'b1, but the condition checks for 2'b0.  
5 =====
```

## 5.4 Inferring Latches

```
1 May Infer Latch in module 1,: module Edge_Cases (A); , line: 17
2 Reason: 'case' statement without 'default' detected
3 =====
4 May Infer Latch in module 2,: module Vector_Input (A); , line: 17
5 Reason: 'case' statement without 'default' detected
6 =====
7 May Infer Latch in module 5, : module UnreachableBlocks(data_out); , line: 60
8 Reason: Signal(s) missing in the sensitivity list: data_out
9 =====
10 May Infer Latch in module 7, : module InferringLatches(enable, Data, out); , line: 85
11 Reason: Signal(s) missing in the sensitivity list: out, Data
12 =====
13 Infer Latch in module 7, : module InferringLatches(enable, Data, out); , line: 85
14 Reason: 'if' statement without 'else' detected
15 =====
16 May Infer Latch in module 8,: module UnreachableState(clk, state_out);, line: 107
17 Reason: 'case' statement without 'default' detected
18 =====
19 May Infer Latch in module 8,: module UnreachableState(clk, state_out);, line: 107
20 Reason: 'case' statement without 'default' detected
21 =====
22 May Infer Latch in module 9,: module Incomplete_Case (y_out); , line: 132
23 Reason: 'case' statement without 'default' detected
24 =====
25
26 May Infer Latch in module 16, : module CombinationalFeedbackLoop(a, b); , line: 229
27 Reason: Combinational Feedback loop detected
28 =====
```

## 5.5 Multi driven Variables

```
● ● ●  
1  Module 13: module MultipleDrivers(input [1:0] x, output out);  
2  Always Block: ['always', 'begin', 'y = y + 1;', 'end']  
3  Line Number : 196  
4  Always Block: ['always', 'begin', "y = 1'b0;", 'end']  
5  Line Number : 200  
6  Multidriven Variables: {'y'}  
7  ======  
8  
9  Module 13: module MultipleDrivers(input [1:0] x, output out);  
10 Line Number : 191  
11 Assign Statements: [{"assign out = 0'b1;", 'out'}]  
12 Multidriven Variables: {'out'}  
13 ======  
14 Module 14: Variable 'out2' is multidriven.  
15 Assign Statements: [{"assign out2 = 0'b1;", 'out2'}]  
16 Line Number : 208  
17 Multidriven Variables: {'out2'}  
18 ======
```

## 5.6 Arithmetic Overflow

```
● ● ●  
1 Possible Arithmetic Overflow in module 13 : module MultipleDrivers(input [1:0] x, output out);  
2 Line Number : 196  
3 Line: y = y + 1;  
4 Left side size: 1  
5 Right side size: 1  
6 Operation List: [[['y'], ['y', '+', '1']]]  
7 ======  
8  
9 Possible Arithmetic Overflow in module 15 : module ArithmeticOverflow(a,b,result);  
10 Line Number : 222  
11 Line: assign result = a + b;  
12 Left side size: 4  
13 Right side size: 4  
14 Operation List: [[[['assign', 'result'], ['a', '+', 'b']]]]  
15 ======  
16  
17 Possible Arithmetic Overflow in module 16 : module CombinationalFeedbackLoop(a, b);  
18 Line Number : 231  
19 Line: b = b + a;  
20 Left side size: 1  
21 Right side size: 1  
22 Operation List: [[[['b'], ['b', '+', 'a']]]]  
23 ======
```

## 5.7 Non Parallel Case

```
1  Non-Parallel Case:  
2  Module 10 : module NonParallelZ (x);  
3  Line Number : 146  
4  ======  
5  
6  Non-Parallel Case:  
7  Module 11 : module NonParallelX (x);  
8  Line Number : 160  
9  ======  
10  
11 Non-Parallel Case:  
12 Module 12 : module Full_Case (y_out);  
13 Line Number : 175  
14 ======
```

## **6 Limitations**

### **6.1 Unreachable Block**

- Cannot Work on Case Blocks (Works on if-else blocks)

### **6.2 Non-Full/Parallel Case**

- Didn't handle two consecutive cases in the same module having same input reg

### **6.3 Inferring Latches**

- Handled Most cases except when having a case that is a full case & doesn't have a default

### **6.4 Uninitialized Registers**

- Handled all available cases

### **6.5 Arithmetic Overflow**

- Handled all available cases

### **6.6 Multiple Drivers**

- Handled all available cases