



tiec



X FAB
MIXED-SIGNAL FOUNDRY EXPERTS

 **BiCASL**
生物电路与系统实验室



efabless.com

University of Hertfordshire **UH**

HOSTED BY
 Global Academic Foundation



جامعة الملك فهد للبترول والمعادن
King Fahd University of Petroleum & Minerals

Post-layout Design and Simulation (IC Design Flow)

Dr. Ahmed Reda Mohamed^{1,2}

¹IRC for Communication Systems and Sensing, King Fahd University of Petroleum & Minerals, Dhahran 31261, Saudi Arabia

²PhD, The MoE Key Laboratory of Artificial Intelligence & Bio-Circuits and Systems Laboratory (*BiCASL*), Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China.

Outlines







- Analog IC Design Flow
- Cadence Steps
- Conclusion

Outlines




- Analog IC Design Flow
- Cadence Steps
- Conclusion


Analog IC Design Flow



Capacitance is everywhere



Parasitic Resistance



Analog IC design flow

Outlines



- Analog IC Design Flow
- Cadence Steps
- Conclusion

Steps (1/12)



Virtuoso® Schematic Editor L Editing: CMOSINV0 cmosinvsch schematic

Virtuoso® Layout Suite L Reading: CMOSINV0 cmosinvsch layout

cadence

Launch File Edit View Create Check Options Window Calibre Help

Basic

Navigator

Name All cmosinvsch

Search

cmosinvsch

- M0 (nmos2v)
- M1 (pmos2v)
- VDD
- VIN
- VO
- VSS
- VDD:P_0
- VIN:P_2
- VO:P_3
- VSS:P_1

Property E...

VDD M1
"pch"
pmos2v
VDD w=6u
VIN VDD l=1u
fingers:1
m:1
VO

M0
"nch"
nmos2v
VIN VO w=2u
VSS l=1u
fingers:1
m:1
VSS

VIN VO

VDD

Layers

All Layers

Valid Used Routir

Filter ref drawing

AV NV AS NS

Layer P... V S

ref draw ✓ ✓

PWELL draw ✓ ✓ ✓

NWELL draw ✓ ✓ ✓

HVNW draw ✓ ✓ ✓

PSUB draw ✓ ✓ ✓

ULLNW draw ✓ ✓ ✓

UL...DD draw ✓ ✓ ✓

DIFF draw ✓ ✓ ✓

DIFF draw ✓ ✓ ✓

DIFF bou ✓ ✓ ✓

DIFF net ✓ ✓ ✓

PDIFF draw ✓ ✓ ✓

NDIFF draw ✓ ✓ ✓

OD2 draw ✓ ✓ ✓


Objects

Instances ✓ ✓

Pins ✓ ✓ ✓

Vias ✓ ✓ ✓

Objects Grids





DRC Clean





LVS Clean



Steps (2/12)



Steps (3/12)




Steps (4/12)




Steps (5/12)





cadence





Steps (6/12)





Steps (7/12)





Steps (8/12)



Steps (9/12)



Steps (10/12)



Steps (11/12)



Virtuoso® Hierarchy Editor Editing: (CMOSINV0 cmosinvb_tran co

File Edit View Plugins Help

Top Cell

Library: CMOSINV0
Cell: cmosinvb_tran
View: schematic

Global Bindings

Library List: myLib
View List: ga ahdl pspice
Stop List: spectre
Constraint List:

Open Edit ADE L

Table View Tree View

Cell Bindings

Library	Cell	View Found	View To Use	Inherited View List
CMOSINV0	cmosinvsch	calibre	calibre	spectre cmos_...
CMOSINV0	cmosinvb_tran	schematic		spectre cmos_...
analogLib	cap	spectre		spectre cmos_...
analogLib	vdc	spectre		spectre cmos_...
analogLib	vpulse	spectre		spectre cmos_...
tsmc18rf	nmos2v	spectre		spectre cmos_...
tsmc18rf	pmos2v	spectre		spectre cmos_...

Namespace: CDBA Filters: OFF Update: Needed

24(37) >

ADE L (9) - CMOSINV0 cmosinvb_tran config

Launch Session Setup Analyses Variables Outputs Simulation Results Tools Calibre Help

Design Variables

Name	Value
1 VDD	1.8

Analyses

Type	Enable	Arguments
1 tran	<input checked="" type="checkbox"/>	0 5u

Outputs




Name/Signal/Expr	Value	Plot	Save	Plot after simulation	Plotting mode	Append
1 VIN		<input checked="" type="checkbox"/>	<input type="checkbox"/>	Auto	<input checked="" type="checkbox"/>	allv
2 VO		<input checked="" type="checkbox"/>	<input type="checkbox"/>	Auto	<input checked="" type="checkbox"/>	allv
3 tr	9.24262n	<input checked="" type="checkbox"/>	<input type="checkbox"/>	Auto	<input checked="" type="checkbox"/>	allv
4 tf	6.33895n	<input checked="" type="checkbox"/>	<input type="checkbox"/>	Auto	<input checked="" type="checkbox"/>	allv
5 tphl	6.25892n	<input checked="" type="checkbox"/>	<input type="checkbox"/>	Auto	<input checked="" type="checkbox"/>	allv
6 tpjh	4.51754n	<input checked="" type="checkbox"/>	<input type="checkbox"/>	Auto	<input checked="" type="checkbox"/>	allv
7 tp	5.38823n	<input checked="" type="checkbox"/>	<input type="checkbox"/>	Auto	<input checked="" type="checkbox"/>	allv

> Results in /home/cadence/simulation/cmosinvb_tran/spectre/config

Plot after simulation: Auto Plotting mode: Append

26(39) | Delete Status: Ready | T=27 C | Simulator: spectre | State: state1

Steps (12/12)





Outlines




- Analog IC Design Flow
- Cadence Steps
- Conclusion

Conclusion



DRC Clean LVS Clean PEX Clean



Analog IC design flow

Thanks!