



tiEC



efabless.com

University of
Hertfordshire **UH**



جامعة الملك فهد للبترول والمعادن
King Fahd University of Petroleum & Minerals

Post-layout Design and Simulation (IC Design Flow)

Dr. Ahmed Reda Mohamed^{1,2}

¹IRC for Communication Systems and Sensing, King Fahd University of Petroleum & Minerals, Dhahran 31261, Saudi Arabia

²PhD, The MoE Key Laboratory of Artificial Intelligence & Bio-Circuits and Systems Laboratory (*BiCASL*), Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China.

Outlines




- ☐ Analog IC Design Flow
- ☐ Cadence Steps
- ☐ Conclusion

Outlines



- ☐ **Analog IC Design Flow**
- ☐ **Cadence Steps**
- ☐ **Conclusion**


Analog IC Design Flow




☺ DRC Clean

☺ LVS Clean


☹ PEX Clean ?




Process Cross-Section
8 layers



Capacitance is everywhere



Parasitic Resistance




Analog IC design flow

Outlines



- ☐ Analog IC Design Flow
- ☒ Cadence Steps
- ☐ Conclusion

Steps (1/12)





DRC Clean





LVS Clean

Steps (2/12)



Steps (3/12)



Steps (4/12)



Calibre View Setup

CalibreView Setup File:

CalibreView Netlist File:

Output Library:

Schematic Library:

Cellmap File:

Log File:

Calibre View Name:

Calibre View Type: ☒ maskLayout ☐ schematic

Create Terminals: ☒ if matching terminal exists on symbol ☐ Create all terminals

Preserve Device Case ☐

Execute Callbacks ☐

Suppress Notes ☐

Reset Properties:

Magnify Instances By:

Device Placement: ☒ Layout Location ☐ Arrayed

Parasitic Placement: ☐ Layout Location ☒ Arrayed

Show Parasitic Polygons ☐

Open Calibre CellView: ☐ Read-mode ☐ Edit-mode ☒ Don't Open

Generate SPECTRE Netlist ☐

Always Show Dialog ☒

1

Calibre View Setup

CalibreView Setup File:

CalibreView Netlist File:

Output Library:

Schematic Library:

Cellmap File:

Log File:

Calibre View Name:

Calibre View Type: ☒ maskLayout ☐ schematic

Create Terminals: ☒ if matching terminal exists on symbol ☐ Create all terminals

Preserve Device Case ☐

Execute Callbacks ☐

Suppress Notes ☐

Reset Properties:

Magnify Instances By:

Device Placement: ☒ Layout Location ☐ Arrayed

Parasitic Placement: ☐ Layout Location ☒ Arrayed

Show Parasitic Polygons ☐

Open Calibre CellView: ☐ Read-mode ☐ Edit-mode ☒ Don't Open

Generate SPECTRE Netlist ☐

Always Show Dialog ☒

2


3

Calibre Info



Calibre View generation completed with 0 WARNINGS and 0 ERRORS.
Please consult the CIW transcript for messages.

4



Steps (5/12)



Steps (6/12)



Steps (7/12)



Steps (8/12)



Virtuoso® Hierarchy Editor: New Configuration (Save Needed)

File Edit View Plugins Search Update Needed

Top Cell

Library: CMOSINV0
Cell: cmosinvtb_tran
View: schematic

Open Edit ADE L

Global Bindings

Library List: myLib
View List: ga ahdl pspice
Stop List: spectre
Constraint List:

Table View Tree View

Cell Bindings

Library	Cell	View Found	View To	Inherited View List
CMOSINV0	cmosinvsch	schematic	schematic	spectre cmos_...
CMOSINV0	cmosinvtb_tran	schematic		spectre cmos_...
analogLib	cap	spectre		spectre cmos_...
analogLib	vdc	spectre		spectre cmos_...
analogLib	vpulse	spectre		spectre cmos_...
tsmc18rf	nmos2v	spectre		spectre cmos_...
tsmc18rf	pmos2v	spectre		spectre cmos_...

Namespace: CDBA Filters: OFF Update: Needed
24(37) >

Virtuoso® Schematic Editor L Editing: CMOSINV0 cmosinvtb_tran schematic Config: CMO

Launch File Edit View Create Check Options Window Calibre Help

ADE L
ADE XL
ADE GXL
ADE Explorer
ADE Assembler
Layout XL
Layout GXL
Layout EAD
Schematics L
Schematics XL

Pcell IDE
SMG Model Generator
SMG Model Schematic
Plugins

Property E...

mouse L: schSingleSelectPt() M: mgc_calibre_run_pex R: schHIMousePopUp()
25(38) Cmd: Sel: 0

Steps (9/12)



ADE L (9) - CMOSINV0 cmosinvtb_tran config

Launch Session Setup Analyses Variables Outputs Simulation Results Tools » cadence

Design Variables

Name	Value
1 VDD	1.8

Analyses

Type	Enable	Arguments
1 tran	<input checked="" type="checkbox"/>	0 5u

Outputs

Name/Signal/Expr	Value	Plot	Save	Save Option
1 VIN		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
2 VO		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
3 tr	9.2...	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
4 tf	6.3...	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
5 tphl	6.2...	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
6 tolh	4.5...	<input checked="" type="checkbox"/>	<input type="checkbox"/>	

Plot after simulation: Auto ☒ Plotting mode: **Replace** 1

26(39) Load State ... Status: Ready | T=27 C | Simulator: spectre | State: state1

ADE L (9) - CMOSINV0 cmosinvtb_tran config

Launch Session Setup Analyses Variables Outputs Simulation Results Tools » cadence

Design Variables

Name	Value
1 VDD	1.8

Analyses

Type	Enable	Arguments
1 tran	<input checked="" type="checkbox"/>	0 5u

Outputs



Name/Signal/Expr	Value	Plot	Save	Save Option
1 VIN		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
2 VO		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
3 tr	9.2...	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
4 tf	6.3...	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
5 tphl	6.2...	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
6 tolh	4.5...	<input checked="" type="checkbox"/>	<input type="checkbox"/>	

Plot after simulation: Auto ☒ Plotting mode: **Append** 2

26(39) Netlist and Run Status: Ready | T=27 C | Simulator: spectre | State: state1



Steps (10/12)





Steps (11/12)

Virtuoso® Hierarchy Editor Editing: (CMOSINV0 cmosinvtb_tran co... x

File Edit View Plugins Help cadence

Top Cell 2

Library: CMOSINV0
Cell: cmosinvtb_tran
View: schematic

Open Edit ADE L

Global Bindings

Library List: myLib
View List: ga ahdl pspice
Stop List: spectre
Constraint List:

Table View Tree View

Cell Bindings 1

Library	Cell	View Found	View To Use	Inherited View List
CMOSINV0	cmosinvsch	calibre	calibre	spectre cmos_...
CMOSINV0	cmosinvtb_tran	schematic		spectre cmos_...
analogLib	cap	spectre		spectre cmos_...
analogLib	vdc	spectre		spectre cmos_...
analogLib	vpulse	spectre		spectre cmos_...
tsmc18rf	nmos2v	spectre		spectre cmos_...
tsmc18rf	pmos2v	spectre		spectre cmos_...

Namespace: CDBA Filters: OFF Update: Needed

24(37) >

ADE L (9) - CMOSINV0 cmosinvtb_tran config

Launch Session Setup Analyses Variables Outputs Simulation Results Tools Calibre Help cadence

Design Variables

Name	Value
1 VDD	1.8

Analyses

Type	Enable	Arguments
1 tran	<input checked="" type="checkbox"/>	0 5u

3





Outputs

Name/Signal/Expr	Value	Plot	Save	Save As
1 VIN		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
2 VO		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
3 tr	9.24262n	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
4 tf	6.33895n	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
5 tphl	6.25892n	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
6 tplh	4.51754n	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
7 tp	5.38823n	<input checked="" type="checkbox"/>	<input type="checkbox"/>	

> Results in /home/cadence/simulation/cmosinvtb_tran/spectre/cor Plot after simulat Auto Plotting mo Append

26(39) | Delete | Status: Ready | T=27 C | Simulator: spectre | State: state1

Steps (12/12)




Outlines




- ☐ Analog IC Design Flow
- ☐ Cadence Steps
- ☐ Conclusion


Conclusion



😊 DRC Clean 😊 LVS Clean 😊 PEX Clean



Process Cross-Section
8 layers



Analog IC design flow

Thanks!