


FIFO Full UVM Environment






AHMED TAREK

1) UVM Full Structure





How does it work?

1) Top Module

The Highest level of the verification environment where we instantiate the DUT and Interface, Generate the clock and bind our assertions module. Also it sets the virtual interface in the configuration database so that we can pass the interface to the inner components.

2) Interface

Defines the ports of the DUT and provide a structured mechanism to communicate with the DUT and to make the signals accessible to the driver, monitor and scoreboard.

3) Test

Overall test strategy defined in this component. It creates the sequences, configures the environment, runs the sequences and sets the configuration object in the database.

4) Sequence item and Sequences

a) Sequence item

Here we define the transaction object that carries inputs/outputs of the FIFO. It helps abstracting data transfer operations and achieving Transaction Level Modeling (**TLM**).

b) Sequences

Reset Sequence

Assert the reset signal to the DUT to ensure a clear start and to remove garbage values that are stored inside the internal pointers.

Write-Only Sequence

Successive 'write' operations to verify the write functionality on the FIFO and detect overflow, almost full and full cases.

Read-Only Sequence


Successive 'read' operations to verify the read functionality from the FIFO and detect underflow, almost empty and empty cases.

❖ Read-Write Sequence

Heavy exercise for random combinations of simultaneous read and write operations

5) Sequencer

Coordinates the execution of the sequences. It sends the sequence item to the driver, which will be later applied to the DUT. It behaves as the mediator/arbiter to synchronize the stimulus generation and driving.



6) Driver

Translates the transaction objects received from the sequencer into pin-level activity using the Interface, it also tells the sequencer that this transaction is done let's get the next one.

7) Scoreboard

The scoreboard is responsible for checking the correctness of the FIFO. It compares the actual output signals observed by the monitor with the reference/expected results calculated by the reference models and reports how many correct and error cases.

8) Coverage Collector

Coverage Collector gathers coverage information, tracking how we exercised the DUT. We define in it some interesting scenarios to make sure that we covered the critical cases. This component gives insight of how much of the design is tested.

9) Environment


Container of all UVM components such as agents, scoreboard and coverage collector.

10) Agent

Encapsulates the driver, monitor and sequencer. It simplifies managing these components by providing a single entity to control them. Also it gets the configuration object from the database and passes the virtual interface to the monitor and driver so that they can access the DUT signals

11) Monitor

The monitor captures the signals using the interface and assign them to a transaction object (sequence item) and passes that object to its subscribers such as scoreboard and coverage collector.



2) Verification Plan

File	Usage			
FIFO Coverage Collector	Coverage Collector gathers coverage information, tracking how we exercised the DUT. We define in it some interesting scenarios to make sure that we covered the critical cases. This component gives insight of how much of the design is tested			
Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
overflow_cross	Verify that the overflow signal is asserted when writing to the FIFO and it is full	Write only sequence make sure that we overflow when writing and read write sequence covers the remaining combinations	Cross coverage between overflow signal and read and write enables combinations	Concurrent assertion in the Assertions Module
underflow_cross	Verify that the underflow signal is asserted when reading from the FIFO and it is empty	Read only sequence make sure that we overflow when writing and read write sequence covers the remaining combinations	Cross coverage between overflow signal and read and write enables combinations	Concurrent assertion in the Assertions Module
empty_cross	Verify that the empty signal is asserted when reading the last data available in the FIFO	Testing write only then read only till emptying the FIFO and then try read write with all combinations	Cross coverage between empty signal and read and write enables combinations	Concurrent assertion in the Assertions Module
full_cross	Verify that the full signal is asserted when writing on all available entries in the FIFO	Testing write only then read only till emptying the FIFO and then try read write with all combinations	Cross coverage between full signal and read and write enables combinations	Concurrent assertion in the Assertions Module
Almostfull_cross	Verify the functionality of the almost full signal to be asserted when the is only one available entry in the FIFO	Testing write only then read only till emptying the FIFO and then try read write with all combinations	Cross coverage between almostfull signal and read and write enables combinations	Concurrent assertion in the Assertions Module
Almostempty_cross	Verify the functionality of the almost full signal to be asserted when the is only one remaining entry in the FIFO	Testing write only then read only till emptying the FIFO and then try read write with all combinations	Cross coverage between almostempty signal and read and write enables combinations	Concurrent assertion in the Assertions Module
wr_ack_cross	Verify the functionality of write acknowledge signal so that the wr_ack signal is asserted after a successful write operation	Testing write only then read only till emptying the FIFO and then try read write with all combinations	Cross coverage between wr_ack signal and read and write enables combinations	Concurrent assertion in the Assertions Module

File	Usage			
FIFO Test	Overall test strategy defined in this component. It creates the sequences, configures the environment, runs the sequences and sets the configuration object in the database. 4 Types of sequences are created to test different scenarios			
Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
Reset Sequence	Verify the reset functionality and clearing the FIFO	Directed at the start of the simulation	Covers reseting internal pointers	Immediate assertion in the assertions module
Write-Only Sequence	Verify the write functionality to the FIFO	Randomized data in and forcing wr_en to be high and rd_en to be low using 'write_only_c' constraint	Covers full, almost full and overflow coverpoints	Concurrent assertions in the assertions module
Read-Only Sequence	Verify the read functionality from the FIFO	forcing wr_en to be low and rd_en to be high using 'read_only_c' constraint	Covers empty, almost empty and underflow coverpoints	Concurrent assertions in the assertions module
Read-Write Sequence	Heavy exercise for different combinations of read and write operations	Randomization under constraint that rd_en is high 30% of the time and wr_en to be high 70% of the time using 'read_write_c' constraint	Covers the cases of {1, 1} and {0, 0} with all output signals	Concurrent assertions in the assertions module and a checker in the scoreboard to verify the data out

Assertions module


File	Usage			
FIFO SVA	Checkers to verify the correctness of the signals and internal pointers			
	Feature	Label	Assertion	
1]	After reset is asserted (rst_n = 0), internal pointers and counters must reset to 0	a_reset	assert final (!DUT.rd_ptr && !DUT.wr_ptr && DUT.count == 0)	
2]	When a write enable signal (wr_en) is active and the FIFO is not full, wr_ack should be asserted to confirm the write operation.	wr_ack_check	"@(posedge clk) disable iff(!rst_n) wr_en && !full => (wr_ack == 1);"	
3]	If a write is attempted when the FIFO is full, overflow should be asserted.	overflow_check	" @(posedge clk) disable iff(!rst_n) wr_en && full => (overflow == 1);"	
4]	If a read is attempted when the FIFO is empty, underflow should be asserted.	underflow_check	" @(posedge clk) disable iff(!rst_n) rd_en && empty => (underflow == 1);"	
5]	When the internal count is zero, the empty flag should be asserted.	empty_check	" @(posedge clk) DUT.count == 0 -> (empty == 1);"	
6]	When the internal count equals the FIFO depth, the full flag should be asserted.	full_check	"@(posedge clk) disable iff(!rst_n) (DUT.count == DUT.FIFO_DEPTH) -> (full == 1);"	
7]	When the count reaches FIFO depth - 1, almostfull should be asserted.	almostfull_check	" @(posedge clk) disable iff(!rst_n) (DUT.count == DUT.FIFO_DEPTH-1) -> (almostfull == 1);"	
8]	When the count equals 1, the almostempty signal should be asserted.	almostempty_check	<pre>" @(posedge clk) disable iff(!rst_n) (DUT.count == 1) -> (almostempty == 1);"</pre>	
9]	internal read pointer wraps around after reading all entries from 0 to 7	rd_ptr_wrap_check	<pre>" @(posedge clk) disable iff(!rst_n) (DUT.rd_ptr == DUT.FIFO_DEPTH-1 && rd_en && !empty) => (DUT.rd_ptr == 0);"</pre>	
10]	internal write pointer wraps around after writing all entries from 0 to 7	wr_ptr_wrap_check	<pre>" @(posedge clk) disable iff(!rst_n) (DUT.wr_ptr == DUT.FIFO_DEPTH-1 && wr_en && !full) => (DUT.wr_ptr == 0);"</pre>	
11]	Internal count is incremented on successful write operation	counter_check_up	" @(posedge clk) disable iff(!rst_n) (wr_en && !full && !rd_en) => (DUT.count == \$past(DUT.count) + 1);"	
12]	Internal count is decremented on successful read operation	counter_check_down	" @(posedge clk) disable iff(!rst_n) (rd_en && !empty && !wr_en) => (DUT.count == \$past(DUT.count) - 1); "	
13]	Transition of the count register from 8 to 0 (wrap around)	cnt_wrap_check	" @(posedge clk) (\$past(DUT.count , 2) == DUT.FIFO_DEPTH && !\$past(rst_n)) -> (DUT.count == 0);"	
14]	Internal pointers cannot exceed the FIFO_DEPTH entries in any given time.	ptr_threshold	" @(posedge clk) DUT.rd_ptr < DUT.FIFO_DEPTH && DUT.wr_ptr < DUT.FIFO_DEPTH;"	

3) Questasim snapshots


Write-Only Sequence



* Read-Only Sequence



* Read-Write Sequence



4) Bug Report

- a) Fixed the reset behavior to reset wr_ack, overflow and underflow
- b) De-assert overflow on successful write operation
- c) De-assert underflow on successful read operation
- d) Changed underflow from combinational to sequential logic
- e) Missing cases in the part that handles simultaneous read and write cases to calculate the internal 'count'
- f) Change in the calculation of almost full. Changed from (depth 2) to (depth 1)

v always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin

v if (lFIFO_if.rst_n) begin

// fix 1 : reset wr_ack on reset

FIFO_if.wr_ack <= 0;

// fix 2 : reset overflow on reset

FIFO_if.overflow <= 0;

wr_ptr <= 0;

end

v else if (FIFO_if.wr_en && count < FIFO_DEPTH) begin

mem[wr_ptr] <= FIFO_if.data_in;

FIFO_if.wr_ack <= 1;

wr_ptr <= wr_ptr + 1;

FIFO_if.overflow <= 0; // fix 3 : reset overflow on successfend

v else begin

FIFO_if.wr_ack <= 0;

if (FIFO_if.full & FIFO_if.wr_en)

FIFO_if.overflow <= 1;

else

FIFO_if.overflow <= 0;

end

end

end</pre>

Before

After

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rd_ptr <= 0;
    end
    else if (rd_en && count != 0) begin
        data_out <= mem[rd_ptr];
        rd_ptr <= rd_ptr + 1;
    end
end</pre>
```

```
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
   if (!FIFO_if.rst_n) begin
        rd_ptr <= 0;
        // fix 4 : reset underflow on reset
        FIFO_if.underflow <= 0;
   end
   else if (FIFO_if.rd_en && count != 0) begin
        FIFO_if.data_out <= mem[rd_ptr];
        rd_ptr <= rd_ptr + 1;
        FIFO_if.underflow <= 0; // fix 5 : reset underflow on successful read
   end
   else begin
        // fix 6 add underflow condition to sequential logic
        if (FIFO_if.empty && FIFO_if.rd_en) begin
            FIFO_if.underflow <= 1;
        end else begin
            FIFO_if.underflow <= 0;
        end
   end
end</pre>
```

Before

After

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;
    end
    else begin
        if (({wr_en, rd_en} == 2'b10) && !full)
            count <= count + 1;
        else if (({wr_en, rd_en} == 2'b01) && !empty)
            count <= count - 1;
    end
end

assign full = (count == FIFO_DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign underflow = (empty && rd_en)? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;</pre>
```

```
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin

if (IFIFO_if.rst_n) begin

count <= 0;
end

else begin

if (FIFO_if.wr_en && FIFO_if.rd_en && !FIFO_if.full && !FIFO_if.empty)

| count <= count; // simultaneous write and read

else if (FIFO_if.wr_en && !FIFO_if.full)

| count = count + 1;
else if (FIFO_if.rd_en && !FIFO_if.empty)

| count = count - 1;
else

| count = count; // no change in count

end

assign FIFO_if.full = (count == FIFO_DEPTH)? 1 : 0;
assign FIFO_if.empty = (count == 0)? 1 : 0;
// assign FIFO_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
assign FIFO_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
assign FIFO_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
```

After

Before

5) Functional Coverage



6) Sequential Domain Coverage

ASSERTION RESULTS	· <u></u>	
Name	File(Line) F	ailure Pass
		ount Count
/fifo_top/DUT/fife	o_sva_inst/assertcounter	_check_down
	fifo_sva.sv(102)	0 1
/fifo_top/DUT/fifo	o_sva_inst/assertcounter	_check_up
	fifo_sva.sv(101)	0 1
/fifo_top/DUT/fifo	o_sva_inst/assertalmoste	mpty_check
	fifo_sva.sv(98)	0 1
/fifo_top/DUT/fifo	o_sva_inst/assertalmostf	ull_check
	fifo_sva.sv(97)	0 1
/fifo_top/DUT/fifo	o_sva_inst/assertfull_ch	eck
	fifo_sva.sv(96)	0 1
/fifo_top/DUT/fifo	o_sva_inst/assertempty_c	heck
	fifo_sva.sv(95)	0 1
/fifo_top/DUT/fifo	o_sva_inst/assertunderfl	ow_check
	fifo_sva.sv(94)	0 1
/fifo_top/DUT/fifo	o_sva_inst/assertoverflo	w_check
	fifo_sva.sv(93)	0 1
/fifo_top/DUT/fifo	o_sva_inst/assertwr_ack_	check
	fifo_sva.sv(92)	0 1
/fifo_top/DUT/fifo	o_sva_inst/a_reset	
	fifo_sva.sv(15)	0 1
/fifo_top/DUT/fifo	o_sva_inst/ptr_wrap_1	
	fifo_sva.sv(99)	0 1
/fifo_top/DUT/fifo	o_sva_inst/ptr_wrap_2	
	fifo_sva.sv(100)	0 1
/fifo_top/DUT/fifo	o_sva_inst/cnt_wrap_check	
	fifo_sva.sv(103)	0 1
/fifo_top/DUT/fifo	o_sva_inst/ptr_threshold	
	fifo_sva.sv(104)	0 1

DIRECTIVE COVERAGE:	
	Design Design Lang File(Line) Count Status Unit UnitType
/fifo_top/DUT/fifo_sva_inst/coverptrs_tl	hreshold
	fifo_sva Verilog SVA fifo_sva.sv(118)20020 Covered
/fifo_top/DUT/fifo_sva_inst/covercount_u	wrap_check
	fifo_sva Verilog SVA fifo_sva.sv(117) 234 Covered
/fifo_top/DUT/fifo_sva_inst/covercounter	
	fifo_sva Verilog SVA fifo_sva.sv(116) 1531 Covered
/fifo_top/DUT/fifo_sva_inst/covercounter	= =:
	fifo_sva Verilog SVA fifo_sva.sv(115) 6618 Covered
/fifo_top/DUT/fifo_sva_inst/coverwr_ptr	
	fifo_sva Verilog SVA fifo_sva.sv(114) 817 Covered
/fifo_top/DUT/fifo_sva_inst/coverrd_ptr	
	fifo_sva Verilog SVA fifo_sva.sv(113) 333 Covered
/fifo_top/DUT/fifo_sva_inst/coveralmost	
/fifo top/DUT/fifo sva inst/cover almost	fifo_sva Verilog SVA fifo_sva.sv(112) 1917 Covered
	fifo sva Verilog SVA fifo sva.sv(111) 3445 Covered
/fifo top/DUT/fifo sva inst/cover full c	
	fifo sva Verilog SVA fifo sva.sv(110) 4953 Covered
/fifo top/DUT/fifo sva inst/cover empty of	
- , - , - ; - , - , - , - , - , - , , • ? -	fifo sva Verilog SVA fifo sva.sv(109) 2477 Covered
/fifo top/DUT/fifo sva inst/cover underf.	,
_ , _ , _ ; _ , _ , _ , _ , _ , _ , _ ,	fifo sva Verilog SVA fifo sva.sv(108) 426 Covered
/fifo_top/DUT/fifo_sva_inst/cover_overflo	, ,
	fifo sva Verilog SVA fifo sva.sv(107) 3303 Covered
/fifo top/DUT/fifo sva inst/cover wr ack	` ,
_ , _ , _ ; _ , _ , _ , _ , _ , _ , _ ,	- fifo_sva Verilog SVA fifo_sva.sv(106) 9384 Covered
TOTAL DIRECTIVE COVERAGE: 100.0% COVERS:	13

7) Code Coverage

a) Statement Coverage

```
Statements - by instance (/fifo_top/DUT)
                                                                                                               Statement
FIFO.sv
            20 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    1
            23 FIFO if.wr ack <= 0;
            25 FIFO if.overflow <= 0;
            26 wr_ptr <= 0;
            29 mem[wr ptr] <= FIFO if.data in;
            30 FIFO_if.wr_ack <= 1;
            31 wr_ptr <= wr_ptr + 1;
            32 FIFO_if.overflow <= 0; // fix 3 : reset overflow on successful write
            35 FIFO_if.wr_ack <= 0;
            37 FIFO_if.overflow <= 1;
            39 FIFO_if.overflow <= 0;
            43 always @(posedge FIFO if.clk or negedge FIFO if.rst n) begin
            45 rd ptr <= 0;
            47 FIFO_if.underflow <= 0;
            50 FIFO_if.data_out <= mem[rd_ptr];
            51 rd_ptr <= rd_ptr + 1;
            52 FIFO_if.underflow <= 0; // fix 5 : reset underflow on successful read
            57 FIFO_if.underflow <= 1;
            59 FIFO_if.underflow <= 0;
            64 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
            66 count <= 0;
            70 count <= count; // simultaneous write and read
            72 count = count + 1;
            74 count = count - 1;
            76 count = count; // no change in count
            80 assign FIFO if.full = (count == FIFO DEPTH)? 1 : 0;
            81 assign FIFO_if.empty = (count == 0)? 1 : 0;
            83 assign FIFO_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
             84 assign FIFO if.almostempty = (count == 1)? 1 : 0;
```

b) Branch Coverage

```
Branches - by instance (/fifo_top/DUT)
                                                                                                                 Branch
FIFO.sv
             21 if (!FIFO if.rst n) begin
            28 else if (FIFO_if.wr_en && count < FIFO_DEPTH) begin
            34 else begin
             36 if (FIFO_if.full & FIFO_if.wr_en)
            38 else
            44 if (!FIFO_if.rst_n) begin
            49 else if (FIFO if.rd en && count != 0) begin
            54 else begin
            56 if (FIFO_if.empty && FIFO_if.rd_en) begin
            58 end else begin
            65 if (!FIFO_if.rst_n) begin
            68 else begin
            69 if (FIFO_if.wr_en && FIFO_if.rd_en && !FIFO_if.full && !FIFO_if.empty)
                            (FIFO_if.wr_en && !FIFO_if.full)
            73 else if (FIFO_if.rd_en && !FIFO_if.empty)
            75 else
             80 assign FIFO_if.full = (count == FIFO_DEPTH)? 1 : 0;
            81 assign FIFO_if.empty = (count == 0)? 1 : 0;
            83 assign FIFO if.almostfull = (count == FIFO DEPTH-1)? 1 : 0;
             84 assign FIFO if.almostempty = (count == 1)? 1 : 0;
```

c) Toggle Coverage

