

MILESTONE I : SINGLE CYCLE

Name

Islam Mohamed Sayed Ali

Kareem Ahmed Mohamed Shawky

Ahmed Mostafa Gomaa Mahmoud

ID

21P0151

21P0075

21P0407

CONTROL SIGNALS

Instructions	RegDst	Regwrite	Extd	ALUsrc	memRead	memwrite	memtoreg	stw	J	branch	Jmem
R-type	1	1	0	0	0	0	0	0	0	0	0
ADDI	0	1	1	1	0	0	0	0	0	0	0
ANDI	0	1	0	1	0	0	0	0	0	0	0
lw	0	1	1	1	1	0	1	1	0	0	0
sw	0	0	1	1	0	1	0	0	0	0	0
J	0	0	0	0	0	0	0	0	1	0	0
beq	0	0	1	0	0	0	0	0	0	1	0
Jmem	0	0	1	0	1	1	0	0	0	0	1
stw	0	1	1	0	0	1	0	1	0	0	0

*we used 0 to represent don't care values

REGISTER DECLARATION

rs		rt		rd	
000	Add	001	Add	010	Add
001	Sub	111	Sub	110	Sub
010	And	100	And	101	And
011	Or	000	Or	010	Or
100	Slt	111	Slt	001	Slt
101	Addi	100	Addi		
111	Andi	001	Andi		
000	Stw	011	Stw		
110	Lw	010	Lw		
010	Sw	011	Sw		
100	Beq	101	Beq		
101	Jmem	101	Jmem		


INSTRUCTION VALUES

R-type	OP(4)	Rs(3)	Rt(3)	Rd(3)	Shamt(3)	Func(4)
Add	0000	000	001	010	000*	0001
Sub	0000	001	111	110	000*	0010
And	0000	010	100	101	000*	0011
Or	0000	011	100	010	000*	0100
Slt	0000	100	111	001	000*	0101
I-type	OP(4)	Rs(3)	Rt(3)	Immediate(10)		
Addi	0001	101	100	00_0000_1010		
Andi	0010	111	001	00_0000_0111		
Stw	0011	000	011	00_0000_1011		
Lw	0100	110	010	00_0000_0011		
Sw	0101	010	011	00_0000_0101		
Beq	0110	100	101	00_0000_0001		
J-type	OP(4)	Rs(3)	Address(13)			
Jump	0111	000*	0_0000_0000_0000			
New item	OP(4)	Rs(3)	Rt(3)	Immediate(10)		
Jmem	1000	011	001	00_0000_1110		




Single Cycle

-MIPS




RTL SCHEMATIC ANALYSIS



I- ADDER


```
1 module adder ( a , b , y ) ;  
2  
3   input [19:0] a ;  
4   input [19:0] b ;  
5   output reg [19:0] y ;  
6  
7   always @(*)  
8   begin  
9  
10    y <= a + b ;  
11  
12   end  
13 endmodule  
14  
15
```



Wave - Default		
	Msgs	
+ /adder/a	00000000000000000000111	00000000000000000000111
+ /adder/b	000000000000000000001001	000000000000000000001001
+ /adder/y	0000000000000000000010000	0000000000000000000010000

2- SIGN EXTENSION


```
Ln# |  
1  | module sinexten (extd , imm , extension);  
2  |  
3  |     input [9:0] imm ; // 10 bit immediate  
4  |     input extd ;  
5  |     output reg [19:0] extension ; // 19 bit extension value  
6  |  
7  |     always @ (*) begin  
8  |  
9  |         if (extd ==1)  
10 |  
11 |     begin  
12 |  
13 |         extension <= { {10{ imm[9]}}, imm } ;  
14 |  
15 |     end  
16 |     else  
17 |  
18 |     begin  
19 |         extension <= { 10 'b 0000000000 , imm } ;  
20 |         // () is a replicator brackets to replicate most significant bit of immediate  
21 |  
22 |     end  
23 |     end  
24 | endmodule  
25 |
```



Wave - Default		
	Msgs	
/sinexten/imm	1111011110	1111011110
/sinexten/extd	St0	
/sinexten/extension	00000000001111011110	1111111111111011110 00000000001111011110

3- MUX


```
Ln#
1 module MUX ( input_1 , input_2 , select , out ) ;
2   input [19:0] input_1 ;
3   input [19:0] input_2 ;
4   input select ;
5   output reg [19:0] out ;
6
7   always @(*) begin
8     if (select == 0 )
9     begin
10      out = input_1 ;
11    end
12    else if ( select == 1 )
13    begin
14
15      out = input_2 ;
16
17    end
18  end
19 endmodule
20
```







Wave - Default			
		Msgs	
+	/MUX/input_1	00000000000000000000111	00000000000000000000111
	/MUX/input_2	0000000000000000000011001	0000000000000000000011001
	/MUX/select	St0	
+	/MUX/out	00000000000000000000111	000000000000000011001 00000000000000000000111

4-INSTRUCTION MEMORY

```
1 module instruction_memory (counter_in ,instruction ) ;
2   input [19:0] counter_in ;
3   output reg [ 19 : 0 ] instruction ;
4   reg [ 19 : 0 ] input_code [ 0 : 14 ] ;
5   initial
6   begin
7
8       input_code [0] = 20'b 0001_101_100_00_0000_1010; //addi imm value 10
9       input_code [1] = 20'b 0000_001_111_110_000_0010 ; //sub
10      input_code [2] = 20'b 0100_111_010_00_0000_0011 ; //lw imm value 3
11      input_code [3] = 20'b 0000_100_111_001_000_0101 ; //slt
12      input_code [4] = 20'b 0000_010_100_101_000_0011 ; //and
13      input_code [5] = 20'b 0000_000_001_010_000_0001 ; //add
14      input_code [6] = 20'b 0011_000_011_00_0000_1010 ; //stw imm value 10
15      input_code [7] = 20'b 1000_011_001_00_0000_0110 ; //jmem imm value 6
16      input_code [10] = 20'b 0000_011_100_010_000_0100 ; //or
17      input_code [11] = 20'b 0101_010_011_00_0000_0101 ; //sw imm value 5
18      input_code [12] = 20'b 0010_111_001_00_0000_0111 ; //andi imm value 7
19      input_code [13] = 20'b 0110_100_101_00_0000_0001 ; //beq imm value 1
20      input_code [14] = 20'b 0111_0000_0000_0000_0000 ; //jump to zero
21
22
23   end
24   always @ ( * )
25   begin
26       instruction <= input_code [ counter_in ] ;
27   end
28 endmodule
29
```



Wave - Default		Msgs																
 	/instruction_memory/counter_in	000000000000000000010	000000000000000000001	000000000000000000100	000000000000000000111	000000000000000000010	000000000000000000011	000000000000000000010	000000000000000000011	000000000000000000010	000000000000000000011	000000000000000000010	000000000000000000011	000000000000000000010	000000000000000000011	000000000000000000010	000000000000000000011	
	 	/instruction_memory/instruction	010011101000000000011	000000011111100000010	000000101001010000011	10000110010000000110	01001110100000000011	000000000000000000010	000000000000000000011	000000000000000000010	000000000000000000011	000000000000000000010	000000000000000000011	000000000000000000010	000000000000000000011	000000000000000000010	000000000000000000011	000000000000000000010

5-CONTROL UNIT

```
1 module control_unit(opcode,regdest,regwrite,extd,alusrc,memread,memwrite,memtoreg,j,branch,jmem,aluop,stw);
2
3 input [0:3] opcode ;
4 output reg regdest,regwrite,extd,alusrc,memread,memwrite,memtoreg,j,branch,stw;
5 output reg jmem; //new control signal used for the new operation
6 output reg [0:2] aluop;
7
8 always @(*)
9 begin
10 case (opcode)
11 //in case of r type instructions (add,sub,and,or,slt)
12 4'b0000:
13 begin
14 regdest=1;
15 regwrite=1;
16 extd=0;
17 alusrc=0;
18 memread=0;
19 memwrite=0;
20 memtoreg=0;
21 j=0;
22 branch=0;
23 jmem=0;
24 stw=0;
25 aluop= 3'b 000;
26
27 end
```

```
27
28 // ADDi case
29 4'b0001:
30 begin
31 regdest=0;
32 regwrite=1;
33 extd=1;
34 alusrc=1;
35 memread=0;
36 memwrite=0;
37 memtoreg=0;
38 j=0;
39 branch=0;
40 jmem=0;
41 stw=0;
42 aluop= 3'b 001;
43
44 end
45
46 // ANDi case
47 4'b0010:
48 begin
49 regdest=0;
50 regwrite=1;
51 extd=0;
52 alusrc=1;
53 memread=0;
54 memwrite=0;
55 memtoreg=0;
56 j=0;
57 branch=0;
58 jmem=0;
59 stw=0;
60 aluop= 3'b 010;
61
62 end
```

```
63
64 // stw case
65 4'b0011:
66 begin
67 regdest=0;
68 regwrite=1;
69 extd=1;
70 alusrc=1;
71 memread=0;
72 memwrite=1;
73 memtoreg=0;
74 j=0;
75 branch=0;
76 jmem=0;
77 aluop= 3'b 011;
78 stw=1 ;
79
80 end
81
82 // lw case
83 4'b0100:
84 begin
85 regdest=0;
86 regwrite=1;
87 extd=1;
88 alusrc=1;
89 memread=1;
90 memwrite=0;
91 memtoreg=1;
92 j=0;
93 branch=0;
94 jmem=0;
95 stw=0;
96 aluop= 3'b 100;
97
98 end
```

5-CONTROL UNIT

```


97
98 // sw case
99 4'b0101:
100 begin
101     regdest=0;
102     regwrite=0;
103     extd=1;
104     alusrc=1;
105     memread=0;
106     memwrite=1;
107     memtoreg=0;
108     j=0;
109     branch=0;
110     jmem=0;
111     stw=0;
112     aluop= 3'b 101;
113 end
114
115 // beq case
116 4'b0110:
117 begin
118     regdest=0;
119     regwrite=0;
120     extd=1;
121     alusrc=0;
122     memread=0;
123     memwrite=0;
124     memtoreg=0;
125     j=0;
126     branch=1;
127     jmem=0;
128     stw=0;
129     aluop= 3'b 110;
130 end
131

```

```

132
133 // j case
134 4'b0111:
135 begin
136     regdest=0;
137     regwrite=0;
138     extd=0;
139     alusrc=0;
140     memread=0;
141     memwrite=0;
142     memtoreg=0;
143     j=1;
144     branch=0;
145     jmem=0;
146     stw=0;
147     //we won't use the ALU in the jump case
148 end
149
150 // jmem case
151 4'b1000:
152 begin
153     regdest=0;
154     regwrite=0;
155     extd=1;
156     alusrc=1;
157     memread=1;
158     memwrite=1;
159     memtoreg=0;
160     j=0;
161     branch=0;
162     jmem=1;
163     stw=0;
164     aluop= 3'b 111;
165 end
166 endcase
167 end
168 endmodule

```



5-CONTROL UNIT




6- REGISTER FILE


```

1 module register ( clk , reg_write , read_register1 , read_register2 , write_register , read_data1 , read_data2 , write_data ) ;
2   input clk , reg_write ;
3   input [ 2 : 0 ] read_register1 ;
4   input [ 2 : 0 ] read_register2 ;
5   input [ 2 : 0 ] write_register ;
6   output reg [ 19 : 0 ] read_data1 ;
7   output reg [ 19 : 0 ] read_data2 ;
8   input [ 19 : 0 ] write_data ;
9   reg [ 19 : 0 ] register [ 0 : 7 ] ;
10  initial
11  begin
12    register [0] = 20'b 0000_0000_0000_0000_0100 ;//4
13    register [1] = 20'b 0000_0000_0000_0000_1100 ;//12
14    register [2] = 20'b 0000_0000_0000_0000_0110 ;//6
15    register [3] = 20'b 0000_0000_0000_0000_0011 ;//3
16    register [4] = 20'b 0000_0000_0000_0000_1000 ;//8
17    register [5] = 20'b 0000_0000_0000_0000_1111 ;//15
18    register [6] = 20'b 0000_0000_0000_0000_0101 ;//5
19    register [7] = 20'b 0000_0000_0000_0000_1001 ;//9
20  end
21  always @ ( posedge clk )
22  begin
23    if ( reg_write == 1 )
24    begin
25      register [ write_register ] <= write_data ;
26    end
27  end
28  always @ (*)
29  begin
30    read_data1 <= register [ read_register1 ] ;
31    read_data2 <= register [ read_register2 ] ;
32  end
33 endmodule
34

```



6- REGISTER FILE




7-ALU CONTROL

```

Ln# 1 module alu_control ( aluop , func , out );
    2
    3     input [2:0] aluop ;
    4     input [3:0] func ;
    5     output reg [3:0] out ; // goes to the aluop of the alu
    6
    7     always @ (*) begin
    8
    9         if (aluop == 3'b 000) // for the r-type instructions
   10         begin
   11             case (func )
   12
   13                 4'b 0001 : out = 4'b 0001 ; // add
   14                 4'b 0010 : out = 4'b 0010 ; // sub
   15                 4'b 0011 : out = 4'b 0011 ; // and
   16                 4'b 0100 : out = 4'b 0100 ; // or
   17                 4'b 0101 : out = 4'b 0101 ; // slt
   18
   19             endcase
   20
   21         else begin
   22
   23             case (aluop)
   24
   25                 3'b 001 : out = 4'b 0110 ; // addi
   26                 3'b 010 : out = 4'b 0111 ; // andi
   27                 3'b 011 : out = 4'b 1000 ; // stw case
   28                 3'b 101 : out = 4'b 1001 ; //store
   29                 3'b 100 : out = 4'b 1010 ; // load
   30                 3'b 110 : out = 4'b 1011 ; //beq
   31                 3'b 111 : out = 4'b 1100 ; // jmem
   32
   33             default:
   34                 out = 4'b 1111 ;
   35
   36             endcase
   37         end
   38     end
   39 endmodule
   40

```




/alu_control/aluop	000	000								001		010		011		100		101
/alu_control/func	0001	0001		0010		0011		0100		0101		0000						
/alu_control/out	0001	0001		0010		0011		0100		0101		0110		0111		1000		1010
																		1001

Wave - Default																		
		Msgs																
/alu_control/aluop	011	000				001		010		011		100		101		110		111
/alu_control/func	0000	0100		0101		0000												
/alu_control/out	1000	0100		0101		0110		0111		1000		1010		1001		1011		1100

8-ALU

```
1 module alu ( a , b , aluop , result , zeros );
2
3 input [19:0] a ; // input 1
4 input [19:0] b ; //input 2
5 input [3:0] aluop ; // choose the operation done by the alu coming from the alu control block
6 output zeros ; // this output flags a 1 when the result of the operation is zero
7 output reg [19:0] result ; //output of alu of the operation chosen by aluop
8
9 always@(*) begin
10
11     case (aluop)
12
13         4'b 0001 : result = a + b ; // add
14
15         4'b 0010 : result = a - b ; // sub
16
17         4'b 0011 : result = a & b ; // and
18
19         4'b 0100 : result = a | b ; // or
20
21         4'b 0101 : result = (a < b) ? 1 : 0 ; // slt
22
23         4'b 0110 : result = a + b ; // addi , alusrc=1 , add sign extensioned immediate to input 1 (a)
24
25         4'b 0111 : result = a & b ; // andi , alusrc=1 , will AND sign extensioned immediate to input 1 (a)
26
27         4'b 1000 : result = a + b ; //stw case at alusrc = 1 the sign extension immediate is added to input 1 (a)
28
29         4'b 1001 : result = a + b ; //store at alusrc = 1 the sign extension immediate is added to input 1 (a)
30
31         4'b 1010 : result = a + b ; //store at alusrc = 1 the sign extension immediate is added to input 1 (a)
32
33         4'b 1011 : result = a - b ; // in beq if the result equals zero it will flags the zeros output
34
35         4'b 1100 : result = a + b ; // jmem here we will add the rs value to the sign extension value
36
37     default :
38
39         result = 0 ; //if the aluop is not one of these values we will set the result to be equal zero to enable the zero flag
40
41     endcase
42
43 end
44
45 assign zeros = (result == 0) ; // flags an output 1 when result = 0
46
47 endmodule
```



8-ALU

1)ADD

+ /alu/a	00000000000000001111	000000000000...
+ /alu/b	00000000000000001111	000000000000...
+ /alu/aluop	0001	0001
+ /alu/zeros	St0	
+ /alu/result	0000000000000010110	000000000000...

2)SUB

	Msgs	
+ /alu/a	00000000000000001111	00000000000000001111
+ /alu/b	00000000000000001111	00000000000000001111
+ /alu/aluop	0010	0001
+ /alu/zeros	St0	0010
+ /alu/result	00000000000000001000	000000000000... 000000000000...

3)AND

	Msgs
+ /alu/a	00000000000000001111
+ /alu/b	00000000000000001111
+ /alu/aluop	0011
+ /alu/zeros	St0
+ /alu/result	0000000000000000111

4)OR

	Msgs
+ /alu/a	00000000000000001001
+ /alu/b	0000000000000000101
+ /alu/aluop	0100
+ /alu/zeros	St0
+ /alu/result	00000000000000001101

5) SLT

	Msgs
+ /alu/a	00000000000000001001
+ /alu/b	0000000000000000101
+ /alu/aluop	0101
+ /alu/zeros	St1
+ /alu/result	00000000000000000000

6)ADDI

	Msgs
+ /alu/a	00000000000000001001
+ /alu/b	0000000000000000101
+ /alu/aluop	0110
+ /alu/zeros	St0
+ /alu/result	00000000000000001110

8-ALU

7)ANDI

Wave - Default	
	Msgs
+ /alu/a	00000000000000001001
+ /alu/b	0000000000000000101
+ /alu/aluop	0111
+ /alu/zeros	St0
+ /alu/result	000000000000000001

8) BEQ

Wave - Default	
	Msgs
+ /alu/a	00000000000000001001
+ /alu/b	0000000000000000101
+ /alu/aluop	1011
+ /alu/zeros	St0
+ /alu/result	0000000000000000100

9)STW

Wave - Default	
	Msgs
+ /alu/a	00000000000000001001
+ /alu/b	0000000000000000101
+ /alu/aluop	1001
+ /alu/zeros	St0
+ /alu/result	00000000000000001110

10)LW/SW

Wave - Default	
	Msgs
+ /alu/a	00000000000000001001
+ /alu/b	0000000000000000101
+ /alu/aluop	1010
+ /alu/zeros	St0
+ /alu/result	00000000000000001110

11) STW


Wave - Default	
	Msgs
+ /alu/a	00000000000000001001
+ /alu/b	0000000000000000101
+ /alu/aluop	1000
+ /alu/zeros	St0
+ /alu/result	00000000000000001110

12)JMEM

Wave - Default	
	Msgs
+ /alu/a	00000000000000001001
+ /alu/b	0000000000000000101
+ /alu/aluop	1100
+ /alu/zeros	St0
+ /alu/result	00000000000000001110


9-DATA MEMORY

```
Ln# 1 module data_memory(clk,read_address,write_address,write_data, memwrite,memread,read_data);
    2
    3     input clk;
    4     input [19:0] read_address;
    5     input [19:0] write_address;
    6     input [19:0] write_data;
    7     input memwrite;
    8     input memread;
    9     output reg [19:0] read_data ;
   10
   11
   12     reg [19:0] memory [0:1000]; //idefining the memory as ana array that conatains 1 Mb of elements
   13
   14
   15
   16     always @(*)
   17     begin
   18         if (memread)
   19         begin
   20             read_data <= memory[read_address];
   21             memory[12] = 20'b0000_0000_0000_0000_0001;
   22             memory[0] = 20'b0000_0000_0000_0000_1010;
   23         end
   24     end
   25
   26     always @(posedge clk)
   27     begin
   28         if(memwrite) begin
   29             memory[write_address] <= write_data;
   30         end
   31     end
   32 endmodule
   33
```



© 2015 Pearson Education, Inc. or its affiliate(s). All rights reserved. Pearson Education, Inc., publishing as Pearson Benjamin Cummings, 101 Philip Drive, Assinippi Park, New York, NY 10964-2133

- Writing the value of 10100 in reg[12]



The reading the value of reg[12]

I0- TOP MODULE

I-Initialization of the wires and regs

```
1 module major_task ( input clk , input rst );
2
3 //wires
4
5
6 reg [19:0] pc_out; //wires out of the pc
7
8 wire [19:0] instruction_wire; //wires out of the imem
9
10 wire [2:0] mux_writereg; //mux for the data to be written in the reg file
11
12 wire [19:0] read_data1; //read data 1 from regs file
13
14 wire [19:0] read_data2; //read data 2 from regs file
15
16 wire [19:0] sign_extension ; // sign extension output value
17
18 wire [3:0] alu_operation ; // the output of the alu control
19
20 wire [19:0] mux_alusrc ; //output of the mux entering the alu
21
22 wire [19:0] alu_output ; // gives the result of the operation done in the alu
23
24 wire zero_flag ; // gives an output of 1 if the result of the alu is equal zero
25
26 wire [ 19 : 0 ] write_data ; // write data in data memory
27
28 wire [ 19 : 0 ] read_data ; // read data feom memory
```

```
30 wire [ 19 : 0 ] data_write_reg ; // output of mux to write register ( memtoreg )
31
32 wire [ 19 : 0 ] adder1_output ; // increment pc with 1
33
34 wire [ 19 : 0 ] adder2_output ; // output ( PC + 1 ) + ( 1 * sign extention )
35
36 wire and_output ; // selection of branch
37
38 wire [ 19 : 0 ] output_mux_branch ; // slsection between PC + 4 and branch
39
40 wire [ 19 : 0 ] read_memory_address ; // selection between rt and alu output
41
42 wire [ 19 : 0 ] instruction_fetch ; // slection between j and branch
43
44 wire [ 19 : 0 ] wire_write_address ; // selection between rs , alu output ;
45
46 wire [ 19 : 0 ] jmem_mux_output ; // selection between read data2 and adder1_output
47
48 wire [ 2 : 0 ] out_last ; // slection between rs and rd and rt
49
50 wire [ 19 : 0 ] pc_in2 ; //last value of the pc
51
52 //ctrl wires
53
54 wire regdest1 , regwritel , extd1 , alusrc1 , memread1 , memwritel , memtoreg1 , j1 , branch1 , jmeme1 , stw1 ;
55
56 wire [2:0] aluop1 ;
```

2-PC Counter

```
reg [ 19 : 0 ] a ;
initial
begin
    a = 20'b 0000_0000_0000_0000_0001 ;

end

//pc counter
always @ (posedge clk )
begin
    if (rst)
    begin
        pc_out <= 20'b 0000_0000_0000_0000_0000 ;
    end
    else
    begin
        pc_out <= pc_in2;
    end
end
end
```


3-Wiring of :

(Imem, Regdest Mux, Register File, CTRL Unit , Sign Extension , ALU Unit)


```
77 instruction_memory imem ( pc_out , instruction_wire ); //instruction memory
78
79 MUX mux1( instruction_wire [12:10] , instruction_wire [9:7] , regdest1 , mux_writereg ); //mux for write register
80
81 register register_file( clk , regwritel , instruction_wire [15:13] , instruction_wire [12:10] , out_last , read_data1 , read_data2 , data_write_reg );
82
83 control_unit CTRL ( instruction_wire [19:16] , regdest1 , regwritel , extdl , alusrcl , memread1 , memwritel , memtoregl , jl , branch1 , jmem1 , aluop1 , stw1 );
84
85 sinexten signext ( extdl , instruction_wire [9:0] , sign_extension );
86
87 alu_control ALU_CTRL ( aluop1 , instruction_wire [3:0] , alu_operation );
88
89 MUX mux2 ( read_data2 , sign_extension , alusrcl , mux_alusrc ); //data entering the alu
90
91 alu ALU_UNIT ( read_data1 , mux_alusrc , alu_operation , alu_output , zero_flag ); //alu excution
92
```

3-Wiring of :

(5 New MUXs , Dmem, Memtoreg MUX ,Adder For PC ,Adder OfThe branch , Branch AND Gate, MUX SelectingThe Branch , MUX Between J &BEQ)


```
93 MUX read_address_memory ( alu_output , read_data2 , jmem1 , read_memory_address ) ;//data to be readed from the data memory
94
95 MUX write_data_memory ( read_data2 , adder1_output , jmem1 , write_data ) ;//data to be written in the data memory
96
97 MUX write_address_memory ( alu_output , read_data1 , stw1 , wire_write_address ) ;
98
99 MUX last ( mux_writereg , instruction_wire [ 15 : 13 ] , stw1 , out_last ) ;
100
101 data_memory Dmem ( clk , read_memory_address , wire_write_address , write_data , memwritel , memread1 , read_data ) ;
102
103 MUX memtoreg_mux ( alu_output , read_data , memtoreg1 , data_write_reg ) ;
104
105 adder Pc_increment4 ( pc_out , a , adder1_output ) ;//pc+1
106
107 adder beq_adder ( adder1_output , sign_extension , adder2_output ) ;
108
109 And_gate branch_select ( zero_flag , branch1 , and_output ) ;
110
111 MUX branch_mux ( adder1_output , adder2_output , and_output , output_mux_branch ) ;
112
113 MUX j_mux ( output_mux_branch , {pc_out[19:16], instruction_wire [ 15 : 0 ]} , j1 , instruction_fetch ) ;
114
115 MUX pc_mux ( instruction_fetch , read_data , jmem1 , pc_in2 ) ;
116
117
118 endmodule
```

5-NEW MUXs



6- Simulations

I-ADDi



Result of $R[rs] + \text{imm} = 25$

$R[rt] = 25$, $rt = \$t4$


2-Sub

	clk	St1				
	rst	St0				
rs	pc_out	00000000000000000001	00000000000000000001			
	instruction_wire	00000011111100000010	00000011111100000010			
	mux_writereg	110	110			
rt	read_data1	12	12			
	read_data2	9	9			
	sign_extension	00000000001100000010	00000000001100000010			
	alu_operation	0010	0010			
output	mux_alusrc	00000000000000001001	00000000000000001001			
	alu_output	3	3			
	zero_flag	St0				
	write_data	00000000000000001001	00000000000000001001			
	read_data	xxxxxxxxxxxxxxxxxxxxxx				
	data_write_reg	00000000000000000011	00000000000000000011			
	adder1_output	00000000000000000010	00000000000000000010			
	adder2_output	000000000011000000100	000000000011000000100			
	and_output	St0				
	output_mux_branch	00000000000000000010	00000000000000000010			
	read_memory_addr...	00000000000000000011	00000000000000000011			
	instruction_fetch	00000000000000000010	00000000000000000010			
	wire_write_address	00000000000000000011	00000000000000000011			

Result of $R[rs] - R[rt] = 3$

$R[rd] = 3$, $rt = \$t6$

3-lw




Lw the value in MEM[rs+offset] in rt.

rs + offset = 12

MEM[12] = 1

R[rt] = 1 , rt = \$t2

4-slt



Set $R[rd] = 1$ if $R[rs] < R[rt]$.


$R[rs] = 25$

$R[rt] = 9$

Condition not true so set the value of $R[rd]$ to 0

$rd = \$t1$

5-AND




$R[rs] \& R[rt] = R[rd]$

$25 \& 1 = 1$

$R[rd] = 1$

$rd = \$t5$

6-ADD




$$R[rs] + R[rt] = R[rd]$$

$$4 + 0 = 4$$

$$R[rd] = 4$$

$$rd = \$t2$$

7-Stw



Memory[R[rs]] = R[rt]

R[rs]=4 , rs=\$t0

rt=3

Memory[4]=3 << Dmem


4	3
---	---

R[rs] = R[rs] + imm

Imm=10

R[rs]=14

8-Jmem



Memory $[R[rs] + \text{offset}] = PC + I$

Offset=6

$R[rs]=3$

Memory $[9] = 8$


$PC = \text{Memory}[R[rt]]$

$R[rt]=0$, $rt=\$t1$

$PC = \text{Memory}[0] = 10$

0	10
1	x
2	x
3	x
4	3
5	x
6	x
7	x
8	x
9	8

9-OR



$R[rs] \mid R[rt] = R[rd]$


$R[rs]=3$

$R[rt] = 25$

$R[rd] = 27$

$rd = \$t2$


I0-sw



Sw in the address MEM[R[rs]+offset] R[rt].
rs + offset = 32
MEM[32] = 3

31	x
32	3
33	x

II-ANDi



$R[rs] \& Imm = R[rt]$

$Imm = 7$

$R[rs] = 9$

$9 \& 7 = 1$

$R[rt] = 1$

$rt = \$t1$

I2-Beq

clk	St1	
rst	St0	
pc_out	13	0
instruction_wire	01101001010000000001	00011011000000001010 0000... 0100... 0000... 0000... 0000... 0011... 1000... 0000... 0101... 0010... 0110...
mux_writereg	101	100 110 010 001 101 010 011 001 010 011 001 101
read_data1	25	15 12 9 25 1 4 3 27 9 25
read_data2	1	8 25 9 6 9 25 0 3 0 25 3 0 1
sign_extension	1	10 770 3 133 643 257 10 6 260 5 7 1
alu_operation	1011	0110 0010 1010 0101 0011 0001 1000 1100 0100 1001 0111 1011
mux_alusrc	00000000000000000001	00000000000000001010 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000...
alu_output	24	25 3 12 0 1 4 14 9 27 32 1 24
zero_flag	St0	
write_data	00000000000000000001	0000... 000000000000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000...
read_data	00000000000000001010	00000000000000000001 00000000000000001010
data_write_reg	000000000000000011000	000000000000000011001 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000...
adder1_output	00000000000000001110	00000000000000000001 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000...
adder2_output	00000000000000001111	00000000000000001011 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000...
and_output	St0	
output_mux_branch	00000000000000001110	00000000000000000001 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000...
read_memory_addr...	000000000000000011000	000000000000000011001 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000...
instruction_fetch	00000000000000001110	00000000000000000001 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000... 0000...
wire_write_address	000000000000000011000	000000000000000011001 0000... 0000... 0000... 0000... 000000000000... 0000... 0000... 0000... 0000... 0000...

Branch to $I * \text{offset} + \text{pc} + 1$
 when $R[rs] = R[rt]$
 $\text{Imm} = 7$
 $R[rs] = 9$
 $9 \& 7 = 1$
 $R[rt] = 1$
 $rt = \$t1$

I3-Jump

13	14	0
0110...	0111...	0001...
101	000	100
25	14	1
1	14	25
1	0	10
1011		0110
0000...	0000...	0000...
24	0	11

PC




Jump to the address 0.

As shown aside the pc value of the jump is 14 after clock cycle it will jump to the address specified in the instruction code.




pipeline

-MIPS




RTL SCHEMATIC ANALYSIS



I- IF/ID

```
1 module IF ( clk , result_increment_pc_input , instruction_input ,  
2   result_increment_pc_output , instruction_output ) ;  
3  
4   input clk ;  
5  
6   input [ 19 : 0 ] result_increment_pc_input ;  
7   input [ 19 : 0 ] instruction_input ;  
8   output reg [ 19 : 0 ] result_increment_pc_output ;  
9   output reg [ 19 : 0 ] instruction_output ;  
10  
11   always @( posedge clk )  
12   begin  
13     result_increment_pc_output <= result_increment_pc_input ;  
14     instruction_output <= instruction_input ;  
15   end  
16 endmodule  
17  
18
```

Wave - Default		
	Msgs	
/IF/clock	St1	
+ /IF/result_increment_pc_input	00000000000010101010	00000000000010101010
+ /IF/instruction_input	0000000000000010111	0000000000000010111
+ /IF/result_increment_pc_output	00000000000010101010	00000000000010101010
+ /IF/instruction_output	0000000000000010111	0000000000000010111




2- ID/EX

```
1 module ID ( clk , regdest , regwrite , alusrc , memread , memwrite , memtoreg ,
2   j , branch , jmem , aluop , stw , result_shift_jump , output_adder_increment_pc ,
3   read_data1 , read_data2 , output_sign_extention , instruction , out_regdest , out_regwrite ,
4   out_alusrc , out_memread , out_memwrite , out_memtoreg , out_j , out_branch , out_jmem , out_aluop ,
5   out_stw , out_result_shift_jump , out_output_adder_increment_pc , out_read_data1 , out_read_data2 ,
6   out_output_sign_extention , out_instruction ) ;
7
8   input clk , regdest , regwrite , alusrc , memread , memwrite , memtoreg , j , branch , jmem , stw ;
9   input [ 2 : 0 ] aluop ;
10  input [ 19 : 0 ] result_shift_jump ;
11  input [ 19 : 0 ] output_adder_increment_pc ;
12  input [ 19 : 0 ] read_data1 ;
13  input [ 19 : 0 ] read_data2 ;
14  input [ 19 : 0 ] output_sign_extention ;
15  input [ 19 : 0 ] instruction ;
16
17
18  output reg out_regdest , out_regwrite , out_alusrc , out_memread ,
19  out_memwrite , out_memtoreg , out_j , out_branch , out_jmem , out_stw ;
20  output reg [ 2 : 0 ] out_aluop ;
21  output reg [ 19 : 0 ] out_result_shift_jump ;
22  output reg [ 19 : 0 ] out_output_adder_increment_pc ;
23  output reg [ 19 : 0 ] out_read_data1 ;
24  output reg [ 19 : 0 ] out_read_data2 ;
25  output reg [ 19 : 0 ] out_output_sign_extention ;
26  output reg [ 19 : 0 ] out_instruction ;
27
```

```
29
30 always @ ( posedge clk )
31 begin
32     out_regdest <= regdest ;
33     out_regwrite <= regwrite ;
34     out_alusrc <= alusrc ;
35     out_memread <= memread ;
36     out_memwrite <= memwrite ;
37     out_memtoreg <= memtoreg ;
38     out_j <= j ;
39     out_branch <= branch ;
40     out_jmem <= jmem ;
41     out_stw <= stw ;
42     out_aluop <= aluop ;
43     out_result_shift_jump <= result_shift_jump ;
44     out_output_adder_increment_pc <= output_adder_increment_pc ;
45     out_read_data1 <= read_data1 ;
46     out_read_data2 <= read_data2 ;
47     out_output_sign_extention <= output_sign_extention ;
48     out_instruction <= instruction ;
49 end
50 endmodule
51
```

2- ID/EX

/ID/dk	St1	
/ID/regdest	St1	
/ID/regwrite	St0	
/ID/alusrc	St1	
/ID/memread	St1	
/ID/memwrite	St0	
/ID/memtoereg	St0	
/ID/j	St0	
/ID/branch	St0	
/ID/jmem	St0	
/ID/stw	St0	
+ /ID/aluop	101	101
+ /ID/result_shift_jump	00000000000000000001	00000000000000000001
+ /ID/output_adder_increment_pc	0000000000000000000111	0000000000000000000111
+ /ID/read_data1	0000000000000000001010	0000000000000000001010
+ /ID/read_data2	0000000000000000001111	0000000000000000001111
+ /ID/output_sign_extention	00000001010101010101	00000001010101010101
+ /ID/instruction	00000010101101010100	00000010101101010100
/ID/out_regdest	1	
/ID/out_regwrite	0	
/ID/out_alusrc	1	
/ID/out_memread	1	
/ID/out_memwrite	0	
/ID/out_memtoereg	0	
/ID/out_j	0	
/ID/out_branch	0	
/ID/out_jmem	0	
/ID/out_stw	0	
+ /ID/out_aluop	101	101
+ /ID/out_result_shift_jump	00000000000000000001	00000000000000000001
+ /ID/out_result_shift_jump	00000000000000000001	00000000000000000001
+ /ID/out_output_adder_increme...	0000000000000000000111	0000000000000000000111
+ /ID/out_read_data1	0000000000000000001010	0000000000000000001010
+ /ID/out_read_data2	0000000000000000001111	0000000000000000001111
+ /ID/out_output_sign_extention	00000001010101010101	00000001010101010101
+ /ID/out_instruction	00000010101101010100	00000010101101010100




3-EX/MEM

```
1 module EX ( clk , write_destination , zero_flaf , alu_output ,
2   result_shift_jump , result_adder_branch , Read_data1 , read_data2 ,
3   output_adder_increment_pc , memwrite , memread , branch , j , jmem , stw ,
4   regwrite , out_write_destination , out_zero_flaf , out_alu_output ,
5   out_result_shift_jump , out_result_adder_branch , out_Read_data1 , out_read_data2 ,
6   out_output_adder_increment_pc , out_memwrite , out_memread , out_branch , out_j ,
7   out_jmem , out_stw , out_regwrite );
8
9   input clk ;
10  input [ 19 : 0 ] write_destination ;
11  input zero_flaf ;
12  input [ 19 : 0 ] alu_output ;
13  input [ 19 : 0 ] result_shift_jump ;
14  input [ 19 : 0 ] result_adder_branch ;
15  input [ 19 : 0 ] Read_data1 ;
16  input [ 19 : 0 ] read_data2 ;
17  input [ 19 : 0 ] output_adder_increment_pc ;
18  input memwrite , memread , branch , j , jmem , stw , regwrite ;
19
20  output reg [ 19 : 0 ] out_write_destination ;
21  output reg out_zero_flaf ;
22  output reg [ 19 : 0 ] out_alu_output ;
23  output reg [ 19 : 0 ] out_result_shift_jump ;
24  output reg [ 19 : 0 ] out_result_adder_branch ;
25  output reg [ 19 : 0 ] out_Read_data1 ;
26  output reg [ 19 : 0 ] out_read_data2 ;
27  output reg [ 19 : 0 ] out_output_adder_increment_pc ;
28  output reg out_memwrite , out_memread , out_branch , out_j , out_jmem , out_stw , out_regwrite ;
29
30
```

```
31
32 always @ ( posedge clk )
33 begin
34
35     out_write_destination <= write_destination ;
36     out_zero_flaf <= zero_flaf ;
37     out_alu_output <= alu_output ;
38     out_result_shift_jump <= result_shift_jump ;
39     out_result_adder_branch <= result_adder_branch ;
40     out_Read_data1 <= Read_data1 ;
41     out_read_data2 <= read_data2 ;
42     out_output_adder_increment_pc <= output_adder_increment_pc ;
43     out_memwrite <= memwrite ;
44     out_memread <= memread ;
45     out_branch <= branch ;
46     out_j <= j ;
47     out_jmem <= jmem ;
48     out_stw <= stw ;
49     out_regwrite <= regwrite ;
50
51 end
52
53
54 endmodule
```


3-EX/MEM

/EX/dk	St1	
+ /EX/write_destination	0000000000000000111	0000000000000000111
+ /EX/zero_flg	St0	
+ /EX/alu_output	000000000000000011011	000000000000000011011
+ /EX/result_shift_jump	00000000000000001110	00000000000000001110
+ /EX/result_adder_branch	00000000000000001010101	00000000000000001010101
+ /EX/Read_data1	000000000000000011111	000000000000000011111
+ /EX/read_data2	0000000000000000100001	0000000000000000100001
+ /EX/output_adder_increment_pc	0000000000000000111011	0000000000000000111011
/EX/memwrite	St0	
/EX/memread	St1	
/EX/branch	St0	
/EX/j	St0	
/EX/jmem	St0	
/EX/stw	St0	
/EX/regwrite	St1	
+ /EX/out_write_destination	0000000000000000111	0000000000000000111
/EX/out_zero_flg	0	
+ /EX/out_alu_output	000000000000000011011	000000000000000011011
+ /EX/out_result_shift_jump	00000000000000001110	00000000000000001110
+ /EX/out_result_adder_branch	00000000000000001010101	00000000000000001010101
+ /EX/out_Read_data1	000000000000000011111	000000000000000011111
+ /EX/out_read_data2	0000000000000000100001	0000000000000000100001
+ /EX/out_output_adder_increment_pc	0000000000000000111011	0000000000000000111011
/EX/out_memwrite	0	
/EX/out_memread	1	
/EX/out_branch	0	
/EX/out_j	0	
/EX/out_jmem	0	
/EX/out_stw	0	
/EX/out_regwrite	1	




4-MEM/WB

```
1 module WB ( clk , result_shift_jump , result_adder_branch ,  
2   branch , j , jmem , stw ,  
3   regwrite , write_destination , read_data_memory , alu_output ,  
4   output_and_gate , out_result_shift_jump ,  
5   out_result_adder_branch , out_branch , out_j , out_jmem ,  
6   out_stw , out_regwrite ,  
7   out_write_destination , out_read_data_memory , out_alu_output ,  
8   out_output_and_gate , adderl_output , out_adderl_output ) ;  
9  
10  input clk ;  
11  input [ 19 : 0 ] result_shift_jump ;  
12  input [ 19 : 0 ] result_adder_branch ;  
13  input branch , j , jmem , stw , regwrite ;  
14  input [ 19 : 0 ] write_destination ;  
15  input [ 19 : 0 ] read_data_memory ;  
16  input [ 19 : 0 ] alu_output ;  
17  input output_and_gate ;  
18  input [ 19 : 0 ] adderl_output ;  
19  
20  
21  output reg [ 19 : 0 ] out_result_shift_jump ;  
22  output reg [ 19 : 0 ] out_result_adder_branch ;  
23  output reg out_branch , out_j , out_jmem , out_stw , out_regwrite ;  
24  output reg [ 19 : 0 ] out_write_destination ;  
25  output reg [ 19 : 0 ] out_read_data_memory ;  
26  output reg [ 19 : 0 ] out_alu_output ;  
27  output reg [ 19 : 0 ] out_adderl_output ;  
28  output reg out_output_and_gate ;  
29
```

```
31  
32  
33  always @ ( posedge clk )  
34  begin  
35  
36    out_result_shift_jump <= result_shift_jump ;  
37    out_result_adder_branch <= result_adder_branch ;  
38    out_branch <= branch ;  
39    out_j <= j ;  
40    out_jmem <= jmem ;  
41    out_stw <= stw ;  
42    out_regwrite <= regwrite ;  
43    out_write_destination <= write_destination ;  
44    out_read_data_memory <= read_data_memory ;  
45    out_alu_output <= alu_output ;  
46    out_output_and_gate <= output_and_gate ;  
47    out_adderl_output <= adderl_output ;  
48  
49  end  
50  
51 endmodule  
52
```

4-MEM/WB


	msgs	
/WB/clock	St0	
+ /WB/result_shift_jump	00000000000101010110	00000000000101010110
+ /WB/result_adder_branch	00000000000000001111	00000000000000001111
/WB/branch	St0	
/WB/j	St0	
/WB/jmem	St0	
/WB/stw	St1	
/WB/regwrite	St1	
+ /WB/write_destination	0000000000001110001	0000000000001110001
+ /WB/read_data_memory	00000000010101010111	00000000010101010111
+ /WB/alu_output	0000000000000000111	0000000000000000111
/WB/output_and_gate	St1	
+ /WB/adder1_output	0000000000001010111	0000000000001010111
+ /WB/out_result_shift_jump	00000000000101010110	00000000000101010110
+ /WB/out_result_adder_branch	00000000000000001111	00000000000000001111
/WB/out_branch	0	
/WB/out_j	0	
/WB/out_jmem	0	
/WB/out_stw	1	
/WB/out_regwrite	1	
+ /WB/out_write_destination	0000000000001110001	0000000000001110001
+ /WB/out_read_data_memory	00000000010101010111	00000000010101010111
+ /WB/out_alu_output	0000000000000000111	0000000000000000111
+ /WB/out_adder1_output	0000000000001010111	0000000000001010111
+ /WB/out_output_and_gate	1	



5-IF CONDITION

D:/FOR ME/Modelsim/project/if_condition.v - Default

```
Ln#
1  module if_condition ( clk , j , beq , jmem , jump_value , beq_value , jmem_value , pc_before , next_pc );
2
3  input clk , j , beq , jmem ;
4  input [19:0] pc_before ;
5  input [19:0] jump_value ;
6  input [19:0] beq_value ;
7  input [19:0] jmem_value ;
8  output reg [19:0] next_pc ;
9
10 always @ ( posedge clk )
11 begin
12 if ( j == 1'b 1)
13 begin
14 next_pc <= jump_value ;
15 end
16 else if ( beq == 1'b 1)
17 begin
18 next_pc <= beq_value ;
19 end
20 else if ( jmem == 1'b 1)
21 begin
22 next_pc <= jmem_value ;
23 end
24 else
25 begin
26 next_pc <= pc_before + 3'b 100 ;
27 end
28 end
29
30 endmodule
31
```



6- HAZARD UNIT

Condition for Data Hazard

Memory Stage

if (RegWriteM and (RdM != 0) and (RdM == Rs1E))

ForwardAE = 10

if (RegWriteM and (RdM != 0) and (RdM == Rs2E))

ForwardBE = 10


WriteBack Stage

if (RegWriteW and (RdW != 0) and (RdW == Rs1E))

ForwardAE = 01


if (RegWriteW and (RdW != 0) and (RdW == Rs2E))

ForwardBE = 01



6- HAZARD UNIT

```
C:/Users/Dell G15/Desktop/hazard_unit.v (hazard_unit) - Default
Ln#
1  module hazard_unit (rst, reg_write_m, reg_write_w, rd_m, rd_w, rs1_e, rs2_e, forward_ae, forward_be);
2
3  input rst, reg_write_m, reg_write_w;
4  input [2:0] rd_m, rd_w, rs1_e, rs2_e;
5  output reg [1:0] forward_ae, forward_be;
6
7  always @(*)
8  begin
9      forward_ae = (rst == 1'b1) ? 2'b00 :
10         ((reg_write_m == 1'b1) && (rd_m != 5'h00) && (rd_m == rs1_e)) ? 2'b10 :
11         ((reg_write_w == 1'b1) && (rd_w != 5'h00) && (rd_w == rs1_e)) ? 2'b01 :
12         2'b00;
13
14      forward_be = (rst == 1'b1) ? 2'b00 :
15         ((reg_write_m == 1'b1) && (rd_m != 5'h00) && (rd_m == rs2_e)) ? 2'b10 :
16         ((reg_write_w == 1'b1) && (rd_w != 5'h00) && (rd_w == rs2_e)) ? 2'b01 :
17         2'b00;
18  end
19  endmodule
20
```



Wave - Default

Msgs										
/hazard_unit/rst	St0									
/hazard_unit/reg_write_m	St0									
/hazard_unit/reg_write_w	St1									
+ /hazard_unit/rd_m	111	110		111						
+ /hazard_unit/rd_w	110	101		000		110				
+ /hazard_unit/rs1_e	010	110		111		010				
+ /hazard_unit/rs2_e	110	101				110				
+ /hazard_unit/forward_ae	00	00		10		00				
+ /hazard_unit/forward_be	01	00				01				

7-TOP MODULE

```
D:/FOR ME/Modelsim/project/pipeline.v - Default
Ln#
1  module pipeline ( input clk , input rst) ;
2
3  wire [19:0] pc_in; //wires into the pc from jumb and branch
4
5  wire [19:0] pc_out; //wires out of the pc
6
7  wire [19 : 0 ] new_pc ; // used to shoft pc value twice to get pc+4 to help in calc
8
9  wire [ 19 : 0 ] adder1_output ; // increment pc with 4
10
11 wire [19:0] instruction_wire; //wires out of the imem
12
13 wire [19 :0] adder1_output_out1 ; //the output of if/id register of adder1
14
15 wire [19:0] instruction_wire_out1 ; //the output of if/id register of imem
16
17 wire [19:0] read_data1; //read data 1 from regs file
18
19 wire [19:0] read_data2; //read data 2 from regs file
20
21 wire [19:0] sign_extension ; // sign extension output value
22
23 wire [19:0] alusrc_mux_output;
24
25 wire [2:0] stw_mux_output;
26
27 wire [19:0]alu_result;
28
29 wire zeros ;
30
31 wire [2 :0] regdst_mux_output ;
32
33 wire [19:0] shift2_output ;
34
35 wire [19:0] branch_result ;
36
37 wire [ 17 : 0 ] output_shift1 ; // shift for address [ instruction memory ] ( jump )
38
39 wire [17:0] output_shift1_out2 ; // shift for address [ instruction memory ] ( jump ) after being stored in reg
40
41 wire [19:0] adder1_output_out2; //the output of if/id register of adder1
42
43 wire [19:0] read_data1_out2 ; //read data 1 from regs file
44
45 wire [19:0] read_data2_out2 ;//read data 1 from regs file
46
47 wire [19:0] sign_extension_out2; // sign extension output value
48
49 wire [19:0] instruction_wire_out2 ; //the output of id/ex register of imem
50
51 wire [3:0] alu_operation ; // the output of the alu control
52
```


D:\FOR ME\Modelsim\project\pipeline.v - Default

Ln#	
53	wire [2 : 0] stw_mux_output_out3 ;
54	
55	wire zeros_out3 ;
56	
57	wire [19 : 0] alu_result_out3 ;
58	
59	wire [17 : 0] output_shiftl_out3 ;
60	
61	wire [19 : 0] branch_result_out3 ;
62	
63	wire [19 : 0] read_data1_out3 ;
64	
65	wire [19 : 0] read_data2_out3 ;
66	
67	wire [19 : 0] adder1_output_out3 ;
68	
69	wire memwritel_out3 ;
70	
71	wire memreadl_out3 ;
72	
73	wire branchl_out3 ;
74	
75	wire jl_out3 ;
76	
77	wire jmeml_out3 ;
78	
79	wire stwl_out3 ;
80	
81	wire regwritel_out3 ;
82	
83	wire out_and ;
84	
85	wire [19 : 0] output_read_address_mem ;
86	
87	wire [19 : 0] output_write_address_mem ;
88	
89	wire [19 : 0] output_write_data_mem ;
90	
91	wire [19 : 0] output_read_data_memory ;
92	
93	wire [17 : 0] output_shiftl_out4 ;
94	
95	wire [19 : 0] branch_result_out4 ;
96	
97	wire branchl_out4 ;
98	
99	wire jl_out4 ;
100	
101	wire jmeml_out4 ;
102	
103	wire stwl_out4 ;
104	



```
Ln#
105 wire regwritel_out4 ;
106
107 wire [ 2 : 0 ] stw_mux_output_out4 ;
108
109 wire [ 19 : 0 ] output_read_data_memory_out4 ;
110
111 wire [ 19 : 0 ] alu_result_out4 ;
112
113 wire out_and_out4 ;
114
115 wire [ 19 : 0 ] out_write_register ;
116
117 wire [ 19 : 0 ] pc_in2 ;
118
119 wire [ 19 : 0 ] adder1_output_out4 ;
120
121
122 wire regdest1 , regwritel , extd1 , alusrcl , memread1 , memwritel , memtoreg1 , j1 , branch1 , jmem1 , stw1 ;
123
124 wire regdest1_out2 , regwritel_out2 , alusrcl_out2 , memread1_out2 ,
125     memwritel_out2 , memtoreg1_out2 , j1_out2 , branch1_out2 , jmem1_out2 , stw1_out2 ;
126
127 wire [2:0] aluop1 ;
128
129 wire [2:0] aluop1_out2 ;
130
131 reg [ 19 : 0 ] a ;
132
133 initial
134 begin
135     a = 20'b 0000_0000_0000_0000_0100 ;
136
137 end
138
139
140 counter_pip PC ( clk , rst , pc_in , pc_out ); //pc
141
142 shift_left shift3 ( pc_out , new_pc ) ;
143
144 adder ADD1 ( new_pc , a , adder1_output ) ;
145
146 instruction_memory_pipeline imem ( pc_out , instruction_wire );
147
148 IF IFID (clk , adder1_output , instruction_wire , adder1_output_out1 , instruction_wire_out1 ) ;
149
150 register reg_file ( clk , regwritel_out4 , instruction_wire_out1 [15:13] , instruction_wire_out1 [12:10] ,
151     stw_mux_output_out4 , read_data1 , read_data2 , out_write_register ) ;
152
153 control_unit CTRL ( instruction_wire_out1 [19:16] , regdest1 , regwritel , extd1 , alusrcl , memread1 ,
154     memwritel , memtoreg1 , j1 , branch1 , jmem1 , aluop1 , stw1 );
155
156 sinexten signext ( extd1 , instruction_wire_out1 [9:0] , sign_extension );
```

```
D:/FOR ME/Modelsim/project/pipeline.v - Default
Ln#
158   shift_left shift1 ( instruction_wire_out1 [ 15 : 0 ] , output_shift1 ) ;
159
160   ID IDEX ( clk , regdest1 , regwritel , alusrc1 , memread1 ,
161     memwritel , memtoreg1 , j1 , branch1 , jmem1 , aluop1 , stw1 , output_shift1 ,
162     adder1_output_out1 , read_data1 , read_data2 , sign_extension , instruction_wire_out1 ,
163     regdest1_out2 , regwritel_out2 , alusrc1_out2 , memread1_out2 ,
164     memwritel_out2 , memtoreg1_out2 , j1_out2 , branch1_out2 , jmem1_out2 , aluop1_out2 , stw1_out2 , output_shift1_out2 ,
165     adder1_output_out2 , read_data1_out2 , read_data2_out2 , sign_extension_out2 , instruction_wire_out2 ) ;
166
167   alu_control alu_CTRL ( aluop1_out2 , instruction_wire_out2 [3:0] , alu_operation ) ;
168
169   MUX alusrc_mux ( read_data2_out2 , sign_extension_out2 , alusrc1_out2 , alusrc_mux_output ) ;
170
171   alu ALU ( read_data1_out2 , alusrc_mux_output , alu_operation , alu_result , zeros ) ;
172
173   MUX regdst_mux ( instruction_wire_out2 [12:10] , instruction_wire_out2 [9:7] , regdest1_out2 , regdst_mux_output ) ;
174
175   MUX stw_mux ( regdst_mux_output , instruction_wire_out1 [15:13] , stw1_out2 , stw_mux_output ) ;
176
177   shift_left shift2 ( sign_extension_out2 , shift2_output ) ;
178
179   adder adder2 ( shift2_output , adder1_output_out2 , branch_result ) ;
180
181   EX EXWB ( clk , stw_mux_output , zeros , alu_result ,
182     output_shift1_out2 , branch_result , read_data1_out2 , read_data2_out2 ,
183     adder1_output_out2 , memwritel_out2 , memread1_out2 , branch1_out2 , j1_out2 , jmem1_out2 , stw1_out2 ,
184     regwritel_out2 , stw_mux_output_out3 , zeros_out3 , alu_result_out3 ,
185     output_shift1_out3 , branch_result_out3 , read_data1_out3 , read_data2_out3 ,
186     adder1_output_out3 , memwritel_out3 , memread1_out3 , branch1_out3 , j1_out3 ,
187     jmem1_out3 , stw1_out3 , regwritel_out3 ) ;
188
189   And_gate branch_select ( zeros_out3 , branch_result_out3 , out_and ) ;
190
191   MUX read_address_mem ( alu_result_out3 , read_data2_out3 , jmem1_out3 , output_read_address_mem ) ;
192
193   MUX write_address_mem ( alu_result_out3 , read_data1_out3 , stw1_out3 , output_write_address_mem ) ;
194
195   MUX write_data_mem ( read_data2_out3 , adder1_output_out3 , jmem1_out3 , output_write_data_mem ) ;
196
197   data_memory data_mem ( clk , output_read_address_mem , output_write_address_mem , output_write_data_mem , memwritel_out3 , memread1_out3 , output_read_data_memory ) ;
198
199   WB wb ( clk , output_shift1_out3 , branch_result_out3 , branch1_out3 , j1_out3 , jmem1_out3 , stw1_out3 ,
200     regwritel_out3 , stw_mux_output_out3 , output_read_data_memory , alu_result_out3 , out_and , output_shift1_out4 ,
201     branch_result_out4 , branch1_out4 , j1_out4 , jmem1_out4 , stw1_out4 , regwritel_out4 ,
202     stw_mux_output_out4 , output_read_data_memory_out4 , alu_result_out4 , out_and_out4 , adder1_output_out3 , adder1_output_out4 ) ;
203
204   MUX read_memory ( alu_result_out4 , output_read_data_memory_out4 , stw1_out4 , out_write_register ) ;
205
206   if_condition pc_if ( clk , j1_out4 , branch1_out4 , jmem1_out4 , output_shift1_out4 , branch_result_out4 , out_write_register , new_pc , pc_in2 ) ;
207
208   shift_right pc ( pc_in2 , pc_in ) ;
209
```


8- ADDI




9- SUB




I0-AND




II-ADD



12- OR



I3-ANDI



14- STW

[illegible]

Address	Value	Comment
0000000000000000	0000000000000000	pipeline/out_and
0000000000000001	0000000000000001	pipeline/output_read_address_mem
0000000000000002	0000000000000002	pipeline/output_write_address_mem
0000000000000003	0000000000000003	pipeline/output_write_data_mem
0000000000000004	0000000000000004	pipeline/output_read_data_memory



I5- IW

+ /pipeline/output_read_address_mem	00000000000000001000	0000000000000001...	0000000000000000...	0000000000000000...	0000000000000010...	0000000000000001...	0000000000000000...	0000000000000001...	0000000000000001...
+ /pipeline/output_write_address_mem	00000000000000001000	0000000000000001...	0000000000000000...	0000000000000000...	0000000000000010...	0000000000000001...	0000000000000000...	0000000000000000...	0000000000000001...
+ /pipeline/output_write_data_mem	00000000000000001000	0000000000000001...	0000000000000000...	0000000000000001...	0000000000000010...	00000000000000001000		0000000000000000...	0000000000000010...
+ /pipeline/output_read_data_memory	00000000000000001001								0000000000000001...
+ /pipeline/output_shift1_out4	000011000000101000		000001000000101000	0100110000000001000	0101001010000001100	0000010100000000100	010100010000010000	101100000000011100	000011000000101000
+ /pipeline/branch_result_out4	0000000000001000100		000000000000000101...	000000000000000010...	000000000101000011...	00000000010000010...	00000000010000100...	00000000000000110...	0000000000001000...
+ /pipeline/branch1_out4	St0								


```
D:/FOR ME/Modelsim/project/register.v (/pipeline/reg_file) - Default
Ln#
1 module register ( clk , reg_write , read_register1 , read_register2 , write_register , read_data1 , read_data2 , write_data ) ;
2   input clk , reg_write ;
3   input [ 2 : 0 ] read_register1 ;
4   input [ 2 : 0 ] read_register2 ;
5   input [ 2 : 0 ] write_register ;
6   output reg [ 19 : 0 ] read_data1 ;
7   output reg [ 19 : 0 ] read_data2 ;
8   input [ 19 : 0 ] write_data ;
9   reg [ 19 : 0 ] register [ 0 : 7 ] ;
10  initial
11  begin
    /pipeline/reg_file/write_data
    00000000000000000001001
```

16- BRANCH

NOT TAKEN



16- JMEM

 /pipeline/memread1	St1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
--	-----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

+ /pipeline/output_read_address_mem	14	13	8	1	7	19	14
+ /pipeline/output_write_address_mem	9	3	5	1	7	19	9
+ /pipeline/output_write_data_mem	48	3	16	9	0	3	48
+ /pipeline/output_read_data_memory	1	9					1
+ /pipeline/output_shift1_out4	77844	-81...	12328	-57332	-101868	-110588	77844
+ /pipeline/branch_result_out4	64	52	68	44	568	44	64
+ /pipeline/branch1_out4	0						

Wave - Default		Msgs									
/pipeline/clk	1										
/pipeline/rst	0										
/pipeline/pc_in	11	9	10		11			12		13	
/pipeline/pc_out	11	9	10		11			12		13	
/pipeline/new_pc	44	36	40		44			48		52	
/pipeline/adder1_output	48	40	44		48			52		56	
/pipeline/instruction_wire	-498682	43...	347141		-498682			458753		-498682	
/pipeline/adder1_output_out1	56	36	40		44			48		52	

I6- JUMP

Wave - Default		Msgs							
/pipeline/dk	0								
/pipeline/rst	0								
+ /pipeline/pc_in	2	12	13		11		12		2
+ /pipeline/pc_out	2	12	13		11		12		2
+ /pipeline/new_pc	8	48	52		44		48		8
+ /pipeline/adder1_output	12	52	56		48		52		12
+ /pipeline/instruction_wire	21123	45...			-498682		458753		21123
+ /pipeline/adder1_output_out1	52	48	52		56		48		52
+ /pipeline/instruction_wire_out1	458753	-49...	458753				-498682		458753

REFERENCES

- Z.Wang , “CDA3101: Computer Organization II” .
<https://www.cs.fsu.edu/~zwang/cda3101.html> (last accessed 14/5/2023) .
- Elsevier, Interface (the MIPS edition) *5th edition, 2013 (last accessed 4/5/2023)*