MILESTONE 1 : SINGLE CYCLE

Name

Islam Mohamed Sayed Ali Kareem Ahmed Mohamed Shawky Ahmed Mostafa Gomaa Mahmoud

ID

21P0151 21P0075 21P0407

CONTROL SIGNALS

Instructions	RegDst	Regwrite	Extd	ALUsrc	memRead	memwrite	memtoreg	stw	J	branch	Jmem
R-type	1	1	0	0	0	0	0	0	0	0	0
ADDI	0	1	1	1	0	0	0	0	0	0	0
ANDI	0	1	0	1	0	0	0	0	0	0	0
lw	0	1	1	1	1	0	1	1	0	0	0
SW	0	0	1	1	0	1	0	0	0	0	0
J	0	0	0	0	0	0	0	0	1	0	0
beq	0	0	1	0	0	0	0	0	0	1	0
Jmem	0	0	1	0	1	1	0	0	0	0	1
stw	0	1	1	0	0	1	0	1	0	0	0

*we used 0 to represent don't care values

REGISTER DECLARATION


r	'S	r	t	rd		
000	Add	001	Add	010	Add	
001	Sub	111	Sub	110	Sub	
010	And	100	And	101	And	
011	Or	000	Or	010	Or	
100	Slt	111	Slt	001	Slt	
101	Addi	100	Addi			
111	Andi	001	Andi			
000	Stw	011	Stw			
110	Lw	010	Lw			
010	Sw	011	Sw			
100	Beq	101	Beq			
101	Jmem	101	Jmem			

INSTRUCTION VALUES


R-type	OP(4)	Rs(3)	Rt(3)	Rd(3)	Shamt(3)	Func(4)		
Add	0000	000	001	010	000*	0001		
Sub	0000	001	111	110	000*	0010		
And	0000	010	100	101	000*	0011		
Or	0000	011	100	010	000*	0100		
Slt	0000	100	111	001	000*	0101		
l-type	OP(4)	Rs(3)	Rt(3)	Immediate(10)				
Addi	0001	101	100	00_0000_1010				
Andi	0010	111	001	00_0000_0111				
Stw	0011	000	011	00_0000_1011				
Lw	0100	110	010	00_0000_0011				
Sw	0101	010	011	00_0000_0101				
Beq	0110	100	101	101 00_0000_0001				
J-type	OP(4)	Rs(3)	Address(13)					
Jump	0111	000*	0_0000_0000					
New item	OP(4)	Rs(3)	Rt(3)	Rt(3) Immediate(10)				
Jmem	1000	011	001	00 0000 1110				

Single Cycle

-MIPS





RTL SCHEMATIC ANALYSIS



I-ADDER


```
module adder ( a , b , y) ;
 3
      input [19:0] a ;
      input [19:0] b ;
      output reg [19:0] y ;
      always @(*)
 8
     □ begin
 9
10
      y \le a + b;
11
12
      end
13
      endmodule
14
15
```





2- SIGN EXTENSION


```
Ln#
     module sinexten (extd , imm , extenstion);
 2
       input [9:0] imm ; // 10 bit immediate
       input extd;
       output reg [19:0] extenstion ; // 19 bit extension value
     □ always @ (*) begin
 8
       if (extd ==1)
10
11
     🛱 begin
12
13
       extenstion <= { {10{ imm[9]}}, imm };
14
15
       end
16
       else
17
18
     🛱 begin
19
       extenstion <= { 10 'b 0000000000 , imm } ;
20
       // () is a replicator brackets to replicate most significant bit of immediate
22
       end
23
       end
24
       endmodule
25
```






3- MUX


```
Ln#
     module MUX ( input_1 , input_2 , select , out ) ;
        input [19:0] input 1;
      input [19:0] input 2;
       input select ;
        output reg [19:0] out ;
     always @(*) begin
       if (select == 0 )
     □ begin
       out = input 1;
10
11
      - end
12
       else if ( select == 1 )
13
     □ begin
14
15
       out = input_2;
16
17
      end
18
      end
19
      endmodule
20
```






4-INSTRUCTION MEMORY

```
module instruction memory (counter in ,instruction ) ;
        input [19:0] counter in ;
        output reg [ 19 : 0 ] instruction ;
        reg [ 19 : 0 ] input code [ 0 : 14 ] ;
        initial
        begin
          input_code [0] = 20'b 0001_101__100_00_0000_1010; //addi imm value 10
          input code [1] = 20'b 0000 001 111 110 000 0010; //sub
9
          input code [2] = 20'b 0100 111 010 00 0000 0011; //lw imm value 3
10
          input_code [3] = 20'b 0000_100_111_001_000_0101; //slt
11
          input_code [4] = 20'b 0000_010_100_101_000_0011; //and
12
          input code [5] = 20'b 0000 000 001 010 000 0001; //add
13
          input_code [6] = 20'b 0011_000_011_00_0000_1010 ; //stw imm value 10
14
          input_code [7] = 20'b 1000_011_001_00_0000_0110 ; //jmem imm value 6
15
          input code [10] = 20'b 0000 011 100 010 000 0100; //or
16
          input_code [11] = 20'b 0101_010_011_00_0000_0101; //sw imm value 5
17
          input_code [12] = 20'b 0010 111 001 00 0000 0111; //andi imm value 7
18
          input code [13] = 20'b 0110 100 101 00 0000 0001; //beq imm value 1
19
          input code [14] = 20'b 0111 0000 0000 0000 0000 ; //jump to zero
20
21
22
23
        end
24
        always @ ( * )
25
        begin
26
          instruction <= input code [ counter in ] ;</pre>
27
        end
28
       endmodule
```





5-CONTROL UNIT

```
module control_unit(opcode, regdest, regwrite, extd, alusrc, memread, memwrite, memtoreg, j, branch, jmem, aluop, stw);
                                                                                                                                                                 63
                                                                                                                  28
                                                                                                                          // ADDi case
                                                                                                                                                                 64
                                                                                                                                                                           // stw case
                                                                                                                  29
                                                                                                                             4'b0001:
                                                                                                                                                                 65
                                                                                                                                                                            4'b0011:
       input [0:3] opcode ;
                                                                                                                  30
                                                                                                                             begin
                                                                                                                                                                 66
                                                                                                                                                                            begin
       output reg regdest, regwrite, extd, alusrc, memread, memwrite, memtoreg, j, branch, stw;
                                                                                                                  31
                                                                                                                                   readest=0;
                                                                                                                                                                 67
                                                                                                                                                                                  regdest=0;
       output reg jmem; //new control signal used for the new operation
                                                                                                                  32
                                                                                                                                   regwrite=1;
                                                                                                                                                                 68
                                                                                                                                                                                  regwrite=1;
       output reg [0:2] aluop;
                                                                                                                  33
                                                                                                                                   extd=1;
                                                                                                                                                                 69
                                                                                                                                                                                  extd=1:
                                                                                                                  34
                                                                                                                                   alusrc=1:
                                                                                                                                                                 70
                                                                                                                                                                                  alusrc=1:
       always @(*)
                                                                                                                  35
                                                                                                                                   memread=0;
                                                                                                                                                                 71
                                                                                                                                                                                  memread=0:
 9
       begin
                                                                                                                                                                72
                                                                                                                  36
                                                                                                                                   memwrite=0;
                                                                                                                                                                                  memwrite=1:
10
        case (opcode)
                                                                                                                  37
                                                                                                                                                                 73
                                                                                                                                                                                  memtoreg=0;
11
       //in case of r type instructions (add, sub, and, or, slt)
                                                                                                                                   memtoreg=0;
                                                                                                                  38
                                                                                                                                   i=0;
                                                                                                                                                                 74
                                                                                                                                                                                  i=0:
12
          4'b0000:
                                                                                                                  39
                                                                                                                                   branch=0:
                                                                                                                                                                 75
                                                                                                                                                                                  branch=0:
13
         begin
                                                                                                                                                                76
                                                                                                                  40
                                                                                                                                   imem=0;
                                                                                                                                                                                  jmem=0;
14
               readest=1;
                                                                                                                  41
                                                                                                                                   stw=0;
                                                                                                                                                                 77
                                                                                                                                                                                  aluop= 3'b 011;
15
               regwrite=1;
                                                                                                                  42
                                                                                                                                   aluop= 3'b 001;
                                                                                                                                                                 78
                                                                                                                                                                                  stw=1 :
16
               extd=0:
                                                                                                                  43
                                                                                                                                                                 79
                                                                                                                                                                            end
17
                                                                                                                             end
              alusrc=0:
                                                                                                                                                                 00
                                                                                                                  44
18
              memread=0:
                                                                                                                                                                 81
                                                                                                                                                                           // lw case
19
              memwrite=0:
                                                                                                                   46
                                                                                                                             // ANDi case
                                                                                                                                                                 82
                                                                                                                                                                            4'b0100:
20
              memtoreg=0;
                                                                                                                   47
                                                                                                                              4'b0010:
                                                                                                                                                                 83
                                                                                                                                                                            begin
21
              i=0;
                                                                                                                   48
                                                                                                                              begin
                                                                                                                                                                84
                                                                                                                                                                                  regdest=0;
22
              branch=0;
                                                                                                                   49
                                                                                                                                    regdest=0;
                                                                                                                                                                 85
                                                                                                                                                                                  redwrite=1:
23
              imem=0:
                                                                                                                   50
                                                                                                                                    regwrite=1;
                                                                                                                                                                 86
                                                                                                                                                                                  extd=1:
24
               stw=0:
                                                                                                                   51
                                                                                                                                    extd=0:
                                                                                                                                                                 87
                                                                                                                                                                                  alusrc=1:
25
                                                                                                                   52
               aluop= 3'b 000;
                                                                                                                                    alusrc=1:
                                                                                                                                                                 88
                                                                                                                                                                                  memread=1:
26
                                                                                                                   53
                                                                                                                                    memread=0:
                                                                                                                                                                 89
                                                                                                                                                                                  memwrite=0:
27
                                                                                                                   54
                                                                                                                                    memwrite=0;
                                                                                                                                                                 90
                                                                                                                                                                                  memtoreg=1;
                                                                                                                   55
                                                                                                                                    memtoreg=0;
                                                                                                                                                                 91
                                                                                                                                                                                  i=0:
                                                                                                                   56
                                                                                                                                    i=0;
                                                                                                                                                                 92
                                                                                                                                                                                  branch=0:
                                                                                                                   57
                                                                                                                                    branch=0:
                                                                                                                                                                 93
                                                                                                                                                                                  imem=0:
                                                                                                                   58
                                                                                                                                    imem=0;
                                                                                                                                                                 94
                                                                                                                                                                                  stw=0:
                                                                                                                   59
                                                                                                                                    stw=0;
                                                                                                                                                                 95
                                                                                                                                                                                  aluop= 3'b 100;
                                                                                                                   60
                                                                                                                                    aluop= 3'b 010;
                                                                                                                                                                 96
                                                                                                                                                                            end
```

61

62


end

97


5-CONTROL UNIT

131

```
132
 98
         // sw case
                                             133
                                                       // j case
99
            4'b0101:
                                             134
                                                        4'b0111:
           begin
                                             135
100
                                                        begin
                                             136
                                                             regdest=0;
101
                 regdest=0;
                                             137
                                                             regwrite=0;
102
                 regwrite=0;
                                             138
                                                             extd=0;
103
                 extd=1;
                                             139
                                                             alusrc=0:
                 alusrc=1;
104
                                             140
                                                             memread=0:
                 memread=0;
105
                                             141
                                                             memwrite=0;
                 memwrite=1:
106
                                             142
                                                             memtoreg=0;
107
                 memtoreg=0;
                                                             j=1;
                                             143
108
                 j=0;
                                             144
                                                             branch=0;
                                             145
                                                             imem=0;
109
                 branch=0;
                                             146
                                                             stw=0;
110
                 imem=0;
                                                             //we won't use the ALU in the jump case
                                             147
                 stw=0:
111
                                             148
                                                        end
112
                 aluop= 3'b 101;
                                             149
113
            end
                                             150
                                                       // jmem case
114
                                             151
                                                        4'b1000:
115
          // beg case
                                                        begin
                                             152
116
            4'b0110:
                                             153
                                                             regdest=0;
                                             154
                                                             regwrite=0;
           begin
117
                                             155
                                                             extd=1;
118
                 regdest=0;
                                             156
                                                             alusrc=1;
119
                 regwrite=0;
                                             157
                                                             memread=1;
120
                 extd=1:
                                             158
                                                             memwrite=1;
121
                 alusrc=0;
                                             159
                                                             memtoreg=0;
122
                 memread=0;
                                             160
                                                             j=0;
123
                 memwrite=0;
                                             161
                                                             branch=0;
124
                 memtoreg=0;
                                             162
                                                             jmem=1;
125
                 j=0;
                                             163
                                                             stw=0;
                                             164
                                                             aluop= 3'b 111;
126
                 branch=1;
                                             165
                                                        end
127
                 imem=0;
                                             166
                                                       endcase
128
                 stw=0;
                                             167
                                                      end
129
                 aluop= 3'b 110;
                                             168
                                                     endmodule
130
            end
```




5-CONTROL UNIT




6- REGISTER FILE


```
module register ( clk , reg write , read registerl , read register2 , write register , read datal , read data2 , write data ) ;
        input clk , reg write ;
        input [ 2 : 0 ] read registerl ;
        input [ 2 : 0 ] read register2 ;
        input [ 2 : 0 ] write register;
        output reg [ 19 : 0 ] read datal ;
        output reg [19:0] read data2;
        input [ 19 : 0 ] write data;
        reg [ 19 : 0 ] register [ 0 : 7 ] ;
10
                                                                                                                                                                           read_data1[0]~reg[19..0]
         initial
11
         begin
                                                                                                                                            register
12
           register [0] = 20'b 0000_0000_0000_0000_0100 ;//4
                                                                                                                                                    DATAOUT[19..0
                                                                                                                                                                                                     read_data1[19..0]
           register [1] = 20'b 0000 0000 0000 0000 1100 ;//12
13
                                                                                                                                                 PORTBDATAOUT[0]
                                                                                                                                                                             20'h0
          register [2] = 20'b 0000 0000 0000 0000 0110; //6
14
                                                                                                                                                 PORTBDATAOUT[1]
15
          register [3] = 20'b 0000 0000 0000 0000 0011; //3
                                                                                                                                                 PORTBDATAOUT[2]
                                                                                                                                                                           read_data2[0]~reg[19..0]
          register [4] = 20'b 0000 0000 0000 0000 1000; //8
16
                                                                                                                                                 PORTBDATAOUT[3]
                                                                                                                         1'h0 CLR1
          register [5] = 20'b 0000 0000 0000 0000 1111; //15
17
                                                                                                                                                 PORTBDATAOUT[4]
          register [6] = 20'b 0000_0000_0000_0000_0101 ;//5
18
                                                                                               write_data[19..0]
                                                                                                                               DATAIN[19..0]
                                                                                                                                                 PORTBDATAOUT[5]
                                                                                                                                                                                                     read_data2[19..0]
19
           register [7] = 20'b 0000 0000 0000 0000 1001 ;//9
                                                                                                                          1'h1
                                                                                                                                                                             20'h0
                                                                                                                                                 PORTBDATAOUT[6]
20
         end
                                                                                                                           1'h0
                                                                                                                               PORTBCLR1
                                                                                                                                                 PORTBDATAOUT[7
21
         always @ ( posedge clk )
                                                                                                                               PORTBDATAIN[19..0]
                                                                                                                                                 PORTBDATAOUT[8
22
         begin
                                                                                                                               PORTBENA1
                                                                                                                                                 PORTBDATAOUT[9]
23
           if ( reg write == 1 )
                                                                                             read_register2[2..0]
                                                                                                                                PORTBRADDR[2..0]
                                                                                                                                                 PORTBDATAOUT[10]
24
             begin
                                                                                                                          3'h0
                                                                                                                               PORTBWADDR[2..0]
                                                                                                                                                 PORTBDATAOUT[11
25
            register [ write_register ] <= write_data ;
                                                                                                                          1'h0
26
                                                                                                                               PORTBWE
                                                                                                                                                 PORTBDATAOUT[12]
             end
                                                                                             read_register1[2..0]
27
                                                                                                                               RADDR[2..0]
           end
                                                                                                                                                 PORTBDATAOUT[13]
28
         always @ (*)
                                                                                              write_register[2..0]
                                                                                                                               WADDR[2..0]
                                                                                                                                                 PORTBDATAOUT[14]
29
         begin
                                                                                                       reg write
                                                                                                                                                 PORTBDATAOUT[15]
          read_datal <= register [ read_registerl ] ;</pre>
                                                                                                                                                 PORTBDATAOUT[16]
           read data2 <= register [ read register2 ] ;
31
                                                                                                                                                 PORTBDATAOUT[17]
32
           end
                                                                                                                                                 PORTBDATAOUT[18]
33
       endmodule
                                                                                                                                                 PORTBDATAOUT[19]
                                                                                                                                          SYNC_RAM
```

6- REGISTER FILE




7-ALU CONTROL






8-ALU


```
module alu ( a , b , aluop , result , zeros );
       input [19:0] a ; // input 1
       input [19:0] b ; //input 2
       input [3:0] aluop ; // choose the operation done by the alu coming from the alu control block
       output zeros ; // this output flags a 1 when the result of the operation is zero
       output reg [19:0] result ; //output of alu of the operation chosen by aluop
     □ always@(*) begin
10
11
          case (aluop)
12
13
            4'b 0001 : result = a + b ; // add
14
15
            4'b 0010 : result = a - b : // sub
16
17
            4'b 0011 : result = a \& b; // and
18
19
            4'b 0100 : result = a | b : // or
20
21
            4'b 0101 : result = (a < b) ? 1 : 0 ; // slt
22
23
            4'b 0110 : result = a + b ; // addi , alusrc=1 , add sign extensioned immediate to input 1 (a)
24
25
            4'b 0111 : result = a & b ; // andi , alusrc=1 , will AND sign extensioned immediate to input 1 (a)
26
27
            4'b 1000 : result = a + b ; //stw case at alusrc = 1 the sign extension immediate is added to input 1 (a)
28
29
            4'b 1001 : result = a + b ; //store at alusrc = 1 the sign extension immediate is added to input 1 (a)
30
31
            4'b 1010 : result = a + b ; //store at alusrc = 1 the sign extension immediate is added to input 1 (a)
32
33
           4'b 1011 : result = a - b ; // in beg if the result equals zero it will flags the zeros output
34
35
           4'b 1100 : result = a + b ; // jmem here we will add the rs value to the sign extension value
36
37
38
          default :
39
40
          result = 0; //if the aluop is not one of these values we will set the result to be equal zero to enable the zero flag
41
42
        endcase
43
44
45
46
       assign zeros = (result == 0 ); // flags an output 1 when result = 0
47
48
       endmodule
```




8-ALU I)ADD




3)AND




5) SLT




2)SUB




4)OR




6)ADDI




8-ALU 7)ANDI




9)STW




II) STW




8) **BEQ**



10)LW/SW




12)JMEM




9-DATA MEMORY

```
Ln#
     module data_memmory(clk,read_address,write_address,write_data, memwrite,memread,read_data);
        input clk;
         input [19:0] read address;
         input [19:0] write_address;
         input [19:0] write_data;
         input memwrite;
         input memread;
         output reg [19:0] read_data;
10
11
12
         reg [19:0] memory [0:1000];//idefining the memory as ana array that conatains 1 Mb of elements
13
14
15
16
       always @(*)
17
        begin
18
           if (memread)
19
           begin
20
                read_data <= memory[read_address];</pre>
       memory[12] = 20'b0000_0000_0000_0000_0001;
21
       memory[0] = 20'b0000 0000 0000 0000 1010;
22
23
           end
24
       end
25
26
                always @(posedge clk)
27
         begin
28
               if (memwrite) begin
29
                 memory[write_address] <= write_data;</pre>
30
31
         end
32
       endmodule
33
```



9-DATA MEMORY

Writing the value of 10100 in reg[12]



The reading the value of reg[12]

10-TOP MODULE

I-Initialization of the wires and regs

```
module major task (input clk, input rst);
       //wires
       reg [19:0] pc_out; //wires out of the pc
       wire [19:0] instruction wire; //wires out of the imem
10
       wire [2:0] mux writereg; //mux for the data to be written in the reg file
11
       wire [19:0] read datal; //read data 1 from regs file
14
       wire [19:0] read data2; //read data 2 from regs file
16
       wire [19:0] sign_extension ; // sign extension output value
17
18
       wire [3:0] alu operation ; // the output of the alu control
20
       wire [19:0] mux alusrc ; //output of the mux entering the alu
22
       wire [19:0] alu_output ; // gives the result of the operation done in the alu
24
       wire zero_flag ; // gives an output of 1 if the result of the alu is equal zero
25
26
       wire [ 19 : 0 ] write data ; // write data in data memory
       wire [ 19 : 0 ] read_data ; // read data feom memory
```

```
wire [ 19 : 0 ] data write reg ; // output of mux to write register ( memtoreg )
32
       wire [ 19 : 0 ] adderl_output ; // increment pc with 1
34
       wire [ 19 : 0 ] adder2 output ; // output ( PC + 1 ) + ( 1 * sign extention )
36
       wire and output; // selection of branch
38
       wire [ 19 : 0 ] output mux branch ; // slsection between PC + 4 and branch
       wire [ 19 : 0 ] read memory address ; // selection between rt and alu output
40
41
42
       wire [ 19 : 0 ] instruction fetch ; // slection between j and branch
44
       wire [ 19 : 0 ] wire write address ; // selection between rs , alu output ;
       wire [ 19 : 0 ] jmem mux output ; // selection between read data2 and adder1 output
       wire [ 2 : 0 ] out_last ; // slection between rs and rd and rt
       wire [ 19 : 0 ] pc_in2 ; //last value of the pc
51
52
          //ctrl wires
53
       wire regdestl , regwritel , extdl , alusrcl , memreadl , memwritel , memtoregl , jl , branchl , jmeml , stwl ;
55
       wire [2:0] aluopl;
```

2-PC Counter

```
reg [ 19 : 0 ] a ;
initial
begin
  a = 20'b 0000_0000_0000_0000_0001;
end
//pc counter
 always @ (posedge clk )
 begin
    if (rst)
     begin
       pc_out <= 20'b 0000_0000_0000_0000;
     end
   else
     begin
       pc_out <= pc_in2;</pre>
     end
 end
```

3-Wiring of:

(Imem, Regdest Mux, Register File, CTRL Unit, Sign Extension, ALU Unit)


```
instruction memory imem ( pc out , instruction wire ); //instruction memory
78
79
       MUX muxl( instruction wire [12:10] , instruction wire [9:7] , regdestl , mux writereg ); //mux for write register
80
81
82
        register register file( clk , regwritel , instruction_wire [15:13] , instruction_wire [12:10] , out_last , read_datal , read_data2 , data_write_reg );
83
        control unit CTRL (instruction wire [19:16], regdestl, regwritel, extdl, alusrcl, memreadl, memwritel, memtoregl, jl, branchl, jmeml, aluopl, stwl);
84
85
86
        sinexten signext (extdl , instruction wire [9:0] , sign extension );
87
        alu control ALU CTRL ( aluopl , instruction wire [3:0] , alu operation );
88
89
       MUX mux2 ( read data2 , sign extension , alusrcl , mux alusrc ); //data entering the alu
90
91
        alu ALU UNIT ( read datal , mux alusrc , alu_operation ,alu_output , zero_flag ) ; //alu excution
```

3-Wiring of:

(5 New MUXs, Dmem, Memtoreg MUX, Adder For PC, Adder Of The branch, Branch AND Gate, MUX Selecting The Branch, MUX Between J & BEQ)


```
MUX read adddress memory ( alu output , read data2 , jmeml , read memory address ) ;//data to be readed from the data memory
94
        MUX write data memory ( read data2 , adderl output , jmeml , write data ) ;//data to be written in the data memory
96
97
        MUX write_address_memory ( alu_output , read_datal , stwl , wire_write_address ) ;
98
99
        MUX last ( mux writereg , instruction wire [ 15 : 13 ] , stwl , out last ) ;
100
101
        data memmory Dmem ( clk , read memory address , wire write address , write data , memwritel , memreadl , read data ) ;
102
103
        MUX memtoreg mux ( alu output , read data , memtoregl , data write reg ) ;
104
105
        adder Pc increment4 ( pc out , a , adderl output ) ;//pc+l
106
        adder beq adder ( adderl output , sign_extension ,adder2_output ) ;
107
108
109
        And gate branch select ( zero flag , branchl , and output ) ;
110
111
        MUX branch mux ( adderl output , adder2 output , and output , output mux branch ) ;
112
113
        MUX j mux (output mux branch , {pc out[19:16], instruction wire [ 15 : 0 ]} , jl , instruction fetch );
114
115
        MUX pc mux (instruction fetch , read data , jmeml , pc in2);
116
117
       endmodule
```

5-NEW MUXs



6- Simulations


I-ADDi



Result of R[rs]+imm=25

R[rt]=25, rt=\$t4


2-Sub



Result of R[rs]-R[rt]=3


R[rd]=3, rt=\$t6

3-lw




Lw the value in MEM[rs+offset] in rt.
rs + offset = I2
MEM[I2] = I
R[rt] = I , rt = \$t2

4-slt




```
Set R[rd] = I if R[rs] < R[rt].
R[rs]=25
R[rt]=9
Condition not true so set the value of R[rd] to 0
rd = $tI
```

5-AND




```
R[rs] & R[rt] = R[rd]
25 & I = I
R[rd] = I
rd = $t5
```

6-ADD




7-Stw



```
Memory[R[rs]] = R[rt]
R[rs]=4, rs=$t0
rt=3
Memory[4]=3 << Dmem 4 3
```

8-Jmem



Memory [R[rs] + offset] = PC + I Offset=6

R[rs]=3


Memory [9] = 8

PC = Memory[R[rt]] R[rt]=0 , rt=\$t1

PC = Memory[0] = 10


0	10
1	x
2	x
3	x
4	3
1 2 3 4 5 6 7 8	x
6	x
7	x
8	x
9	8

9-**OR**



$$rd = $t2$$

I0-sw




Sw in the address MEM[R[rs]+offset] R[rt]. rs + offset = 32

$$MEM[32] = 3$$


31	x
32	3
33	x

II-ANDi




R[rs] & Imm= R[rt] Imm = 7 R[rs] = 9 9 & 7 = I R[rt] = I rt = \$tI

12-Beq



Branch to I*offset+pc+I when R[rs] = R[rt]
Imm = 7
R[rs] = 9
9 & 7 = I
R[rt] = I
rt = \$tI

13-Jump




PC

Jump to the address 0.


As shown aside the pc value of the jump is 14 after clock cycle it will jump to the address specified in the instruction code.

pipeline

-MIPS



RTL SCHEMATIC ANALYSIS



I- IF/ID

```
module IF ( clk , result increment pc input , instruction input ,
       result_increment_pc_output , instruction_output ) ;
       input clk ;
 5
      input [ 19 : 0 ] result increment pc input ;
      input [ 19 : 0 ] instruction input ;
                                                                           Wave - Default
      output reg [ 19 : 0 ] result increment pc output ;
9
      output reg [ 19 : 0 ] instruction output ;
10
11
                                                                                                                St1
       always @( posedge clk )
                                                                                ⊟ begin
12
                                                                             ★ /IF/result_increment_pc_input
                                                                                                                00000000000010101010
13
         result increment pc output <= result increment pc input ;
                                                                             ∓-4 /IF/instruction_input
                                                                                                                00000000000000010111
14
         instruction output <= instruction input ;
                                                                             #-
/IF/result_increment_pc_output
                                                                                                                00000000000010101010
      end
15
16
                                                                             +-4 /IF/instruction_output
                                                                                                                00000000000000010111
      endmodule
17
18
```


Msgs

00000000000001010101010

00000000000000000000010111

00000000000010101010

000000000000000010111





2- ID/EX

```
module ID (clk , regdest , regwrite , alusrc , memread , memwrite , memtoreg ,
       j , branch , jmem , aluop , stw , result shift jump , output adder increment pc ,
       read datal , read data2 , output sign extention , instruction , out regdest , out regwrite ,
       out_alusrc , out_memread , out_memwrite , out_memtoreg , out_j , out_branch , out_jmem , out_aluop ,
       out_stw , out_result_shift_jump , out_output_adder_increment_pc , out_read_datal , out_read_data2 ,
       out output sign extention , out instruction ) ;
7
8
        input clk , regdest , regwrite , alusrc , memread , memwrite , memtoreg , j , branch , jmem , stw ;
9
        input [ 2 : 0 ] aluop ;
10
        input [ 19 : 0 ] result shift jump ;
11
        input [ 19 : 0 ] output adder increment pc ;
12
        input [ 19 : 0 ] read datal ;
13
        input [ 19 : 0 ] read data2 ;
14
        input [ 19 : 0 ] output sign extention ;
15
        input [ 19 : 0 ] instruction ;
16
17
18
        output reg out regdest , out regwrite , out alusrc , out memread ,
19
      out memwrite , out memtoreg , out j , out branch , out jmem , out stw ;
20
        output reg [ 2 : 0 ] out aluop ;
        output reg [ 19 : 0 ] out result shift jump ;
21
        output reg [ 19 : 0 ] out output adder increment pc ;
22
23
        output reg [ 19 : 0 ] out read datal ;
24
        output reg [ 19 : 0 ] out read data2 ;
25
        output reg [ 19 : 0 ] out output sign extention ;
        output reg [ 19 : 0 ] out instruction ;
26
```

```
29
30
         always @ ( posedge clk )
31
         begin
32
            out regdest <= regdest ;
33
            out regwrite <= regwrite ;
34
            out alusrc <= alusrc ;
            out memread <= memread ;
35
36
            out memwrite <= memwrite ;
37
            out memtoreg <= memtoreg ;
38
            out j <= j;
39
            out branch <= branch ;
40
            out jmem <= jmem ;
41
            out stw <= stw ;
42
            out aluop <= aluop ;
43
            out result shift jump <= result shift jump ;
            out output adder increment pc <= output adder increment pc ;
44
45
            out read datal <= read datal ;
46
            out read data2 <= read data2;
47
            out output sign extention <= output sign extention ;
48
            out instruction <= instruction ;
49
          end
50
       endmodule
51
```

2- ID/EX






3-EX/MEM

```
module EX (clk, write destination, zero flaf, alu output,
       result shift jump , result adder branch , Read datal , read data2 ,
       output adder increment pc , memwrite , memread , branch , j , jmem , stw ,
       regwrite , out write destination , out zero flaf , out alu output ,
       out result shift jump , out result adder branch , out Read datal , out read data2 ,
       out output adder increment pc , out memwrite , out memread , out branch , out j ,
       out jmem , out stw , out regwrite );
       input clk ;
      input [ 19 : 0 ] write_destination ;
11
       input zero flaf ;
      input [ 19 : 0 ] alu output ;
      input [ 19 : 0 ] result shift jump ;
      input [ 19 : 0 ] result adder branch ;
       input [ 19 : 0 ] Read datal ;
       input [ 19 : 0 ] read data2 ;
      input [ 19 : 0 ] output adder increment pc ;
17
       input memwrite , memread , branch , j , jmem , stw , regwrite ;
18
19
      output reg [ 19 : 0 ] out write destination ;
       output reg out zero flaf ;
      output reg [ 19 : 0 ] out alu output ;
      output reg [ 19 : 0 ] out result shift jump ;
      output reg [ 19 : 0 ] out result adder branch ;
      output reg [ 19 : 0 ] out Read datal ;
      output reg [ 19 : 0 ] out read data2 ;
26
      output reg [ 19 : 0 ] out output adder increment pc ;
27
      output reg out_memwrite , out_memread , out_branch , out_j , out_jmem , out_stw , out_regwrite ;
28
29
```

```
31
32
         always @ ( posedge clk )
33
         begin
34
35
           out write destination <= write destination ;
36
           out zero flaf <= zero flaf ;
37
           out alu output <= alu output ;
           out_result_shift_jump <= result_shift_jump ;
38
           out result adder branch <= result adder branch ;
39
           out Read datal <= Read datal ;
40
41
           out read data2 <= read data2 ;
42
           out output adder increment pc <= output adder increment pc ;
43
           out memwrite <= memwrite ;
44
           out memread <= memread ;
45
           out branch <= branch ;
46
           out j <= j ;
47
           out jmem <= jmem ;
48
           out stw <= stw ;
49
           out regwrite <= regwrite ;
50
51
         end
52
53
     -endmodule
```

3-EX/MEM

↓ /EX/dk	St1		
<u>■</u> <u>→</u> /EX/write_destination	0000000000000000111	00000000000000000111	
<pre> /EX/zero_flaf </pre>	St0		
II	00000000000000011011	000000000000000011011	
II ✓ /EX/result_shift_jump	0000000000000001110	00000000000000001110	
II ✓ /EX/result_adder_branch	00000000000001010101	00000000000001010101	
∓ - 4 /EX/Read_data1	00000000000000011111	00000000000000011111	
∓ - 4 /EX/read_data2	00000000000000100001	00000000000000100001	
F-4 /EX/output_adder_increment_pc	00000000000000111011	0000000000000111011	
/EX/memwrite	St0		
✓ /EX/memread	St1		
/EX/branch	St0		
4 /EX/j	St0		
✓ /EX/jmem	St0		
✓ /EX/stw	St0		
/EX/regwrite	St1		
F-4. /EX/out_write_destination	000000000000000000111	(00000000000000000000000111	
♠ /EX/out_zero_flaf	0	(000000000000000000111	
F-4 /EX/out_alu_output	00000000000000011011	000000000000000011011	
+-4 /EX/out_result_shift_jump	000000000000000011110	(00000000000000000000000000000000000000	
+- (EX/out_result_adder_branch	000000000000001010101	(00000000000000000000000000000000000000	
#_4 /EX/out_Read_data1	000000000000000011111	(00000000000000000000000000000000000000	
# /EX/out_read_data2	0000000000000001	(000000000000000100001	
+- (EX/out_output_adder_increment_pc	00000000000000111011	(00000000000000111011	
/EX/out_memwrite	0	0000000000000111011	
▲ /EX/out_memread	1		
✓ /EX/out_Inchiredu ✓ /EX/out_branch	0		
▲ /EX/out_j	0		
↓ /EX/out_jmem	0		
/EX/out_stw	0		
♠ /EX/out_regwrite	1		
	-		



4-MEM/WB

28


29

output reg out output and gate ;


```
module WB ( clk ,result shift jump , result adder branch ,
       branch , j , jmem , stw ,
                                                                            32
3
       regwrite , write_destination , read_data_memory , alu_output ,
                                                                            33
                                                                                     always @ ( posedge clk )
       output and gate , out result shift jump ,
                                                                            34
                                                                                    begin
      out result adder branch , out branch , out j , out jmem ,
                                                                            35
       out stw , out regwrite ,
                                                                            36
      out write destination , out read data memory , out alu output ,
                                                                                       out result shift jump <= result shift jump ;
      out output and gate , adderl output , out adderl output ) ;
8
                                                                            37
                                                                                       out result adder branch <= result adder branch ;
9
                                                                            38
                                                                                       out branch <= branch ;
10
       input clk ;
                                                                            39
                                                                                       out j <= j ;
11
       input [ 19 : 0 ] result shift jump ;
                                                                            40
                                                                                       out jmem <= jmem ;
12
       input [ 19 : 0 ] result adder branch ;
                                                                                       out stw <= stw ;
       input branch , j , jmem , stw , regwrite ;
13
14
       input [ 19 : 0 ] write destination ;
                                                                                       out regwrite <= regwrite;
15
       input [ 19 : 0 ] read data memory ;
                                                                                       out write destination <= write destination ;
16
       input [ 19 : 0 ] alu output ;
                                                                                       out read data memory <= read data memory ;
       input output and gate ;
17
                                                                                       out alu output <= alu output ;
18
       input [ 19 : 0 ] adderl output ;
                                                                            46
                                                                                       out output and gate <= output and gate ;
19
                                                                                       out adderl output <= adderl output ;
20
                                                                            48
21
       output reg [ 19 : 0 ] out_result_shift_jump ;
22
       output reg [ 19 : 0 ] out result adder branch ;
                                                                            49
                                                                                     end
       output reg out branch , out j , out jmem , out stw , out regwrite ;
23
                                                                            50
24
       output reg [ 19 : 0 ] out_write_destination ;
                                                                            51
                                                                                    endmodule
       output reg [ 19 : 0 ] out_read_data_memory ;
25
                                                                            52
26
       output reg [ 19 : 0 ] out_alu_output ;
27
       output reg [ 19 : 0 ] out adderl output ;
```

4-MEM/WB

, 	msys	
→ /WB/clk	St0	
+ / /WB/result_shift_jump	00000000000101010110	(00000000000101010110
<u>→</u> /WB/result_adder_branch	00000000000000001111	(0000000000000001111
∮ /WB/branch	St0	
∳ /WB/j	St0	
√ /WB/jmem	St0	
→ /WB/stw	St1	
√ /WB/regwrite	St1	
■ /WB/write_destination	00000000000001110001	0000000000001110001
≖ - /WB/read_data_memory	00000000010101010111	00000000010101010111
	00000000000000000111	0000000000000000111
<pre>/WB/output_and_gate</pre>	St1	
≖ - /WB/adder 1_output	00000000000001010111	00000000000001010111
// // // // // // // // // // // // //	00000000000101010110	00000000000101010110
/WB/out_result_adder_branch	00000000000000001111	0000000000000001111
⟨→ /WB/out_branch	0	
⟨₩B/out_j	0	
⟨→ /WB/out_jmem	0	
⟨→ /WB/out_stw	1	
/WB/out_regwrite	1	
/WB/out_write_destination	00000000000001110001	0000000000001110001
/WB/out_read_data_memory	00000000010101010111	00000000010101010111
≖ - ½ /WB/out_alu_output	00000000000000000111	(0000000000000000111
	00000000000001010111	00000000000001010111
/wB/out_output_and_gate	1	
·		
	00000000000001010111	000000000000001010111



5-IF CONDITION



6- HAZARD UNIT



Condition for Data Hazard

Memory Stage

if (RegWriteM and (RdM != 0) and (RdM == Rs1E))
ForwardAE = 10


if (RegWriteM and (RdM != 0) and (RdM == Rs2E))

ForwardBE = 10


WriteBack Stage

if (RegWriteW and (RdW != 0) and (RdW == Rs1E))
ForwardAE = 01


if (RegWriteW and (RdW != 0) and (RdW == Rs2E))
ForwardBE = 01



6- HAZARD UNIT



6- HAZARD UNIT



7-TOP MODULE

```
D:/FOR ME/Modelsim/project/pipeline.v - Default =
      module pipeline ( input clk , input rst) ;
 3
      wire [19:0] pc_in; //wires into the pc from jumb and branch
      wire [19:0] pc out; //wires out of the pc
      wire [19:0] new pc; // used to shoft pc value twice to get pc+4 to help in calc
      wire [ 19 : 0 ] adderl_output ; // increment pc with 4
10
11
      wire [19:0] instruction wire; //wires out of the imem
12
13
      wire [19:0] adderl output outl; //the output of if/id register of adderl
14
15
      wire [19:0] instruction_wire_outl ; //the output of if/id register of imem
16
17
      wire [19:0] read datal; //read data 1 from regs file
18
19
      wire [19:0] read data2; //read data 2 from regs file
20
      wire [19:0] sign extension ; // sign extension output value
21
22
23
      wire [19:0] alusrc mux output;
24
25
      wire [2:0] stw mux output;
26
      wire [19:0]alu result;
27
28
29
      wire zeros ;
30
31
      wire [2 :0] regdst mux output ;
32
33
      wire [19:0] shift2 output ;
34
35
      wire [19:0] branch result ;
36
37
      wire [ 17 : 0 ] output shiftl ; // shift for address [ instruction memory ] ( jump )
38
39
      wire [17:0] output shiftl out2 ; // shift for address [ instruction memory ] ( jump ) after being stored in reg
40
41
      wire [19:0] adderl_output_out2; //the output of if/id register of adderl
42
43
      wire [19:0] read_datal_out2 ; //read data 1 from regs file
44
      wire [19:0] read data2 out2 ;//read data 1 from regs file
45
46
47
      wire [19:0] sign_extension_out2;// sign extension output value
48
49
      wire [19:0] instruction_wire_out2 ; //the output of id/ex register of imem
50
      wire [3:0] alu operation ; // the output of the alu control
51
52
```

```
D:/FOR ME/Modelsim/project/pipeline.v - Default =
 Ln#
53
       wire [ 2 : 0 ] stw_mux_output_out3 ;
54
55
       wire zeros_out3 ;
56
57
       wire [ 19 : 0 ] alu_result_out3 ;
58
59
       wire [ 17 : 0 ] output_shift1_out3 ;
 60
61
       wire [ 19 : 0 ] branch_result_out3 ;
62
63
       wire [ 19 : 0 ] read datal out3 ;
64
65
       wire [ 19 : 0 ] read_data2_out3 ;
66
67
       wire [ 19 : 0 ] adderl_output_out3 ;
68
69
       wire memwritel_out3 ;
70
71
       wire memreadl_out3 ;
72
73
       wire branch1_out3 ;
74
75
       wire jl_out3 ;
76
77
       wire jmeml_out3 ;
78
79
       wire stwl_out3 ;
80
       wire regwritel_out3 ;
81
82
83
       wire out_and;
84
       wire [ 19 : 0 ] output_read_address_mem ;
85
86
87
       wire [ 19 : 0 ] output_write_address_mem ;
88
89
       wire [ 19 : 0 ] output_write_data_mem ;
90
91
       wire [ 19 : 0 ] output_read_data_memory ;
92
93
       wire [ 17 : 0 ] output_shiftl_out4 ;
94
95
       wire [ 19 : 0 ] branch_result_out4 ;
96
97
       wire branchl_out4;
98
99
       wire jl_out4 ;
100
101
       wire jmeml_out4 ;
102
103
       wire stwl_out4 ;
104
```


```
D:/FOR ME/Modelsim/project/pipeline.v - Default ==
 Ln#
105
       wire regwritel out4 ;
106
107
       wire [ 2 : 0 ] stw mux output out4 ;
108
109
       wire [ 19 : 0 ] output_read_data_memory_out4 ;
110
111
       wire [ 19 : 0 ] alu result out4 ;
112
113
       wire out and out4;
114
115
       wire [ 19 : 0 ] out write register ;
116
117
       wire [ 19 : 0 ] pc_in2 ;
118
119
       wire [ 19 : 0 ] adderl output out4 ;
120
121
122
       wire regdestl , regwritel , extdl , alusrcl , memreadl , memwritel , memtoregl , jl , branchl , jmeml , stwl ;
123
124
       wire regdest1 out2 , regwrite1 out2 , alusrc1 out2 , memread1 out2 ,
125
        memwritel_out2 , memtoregl_out2 , jl_out2 , branchl_out2 , jmeml_out2 , stwl_out2 ;
126
127
       wire [2:0] aluop1;
128
129
       wire [2:0] aluop1 out2;
130
131
       reg [ 19 : 0 ] a ;
132
133
       initial
134
       begin
135
        a = 20'b 0000 0000 0000 0000 0100;
136
137
       end
138
139
140
       counter_pip PC ( clk , rst , pc_in , pc_out ); //pc
141
142
       shift left shift3 ( pc out , new pc ) ;
143
       adder ADD1 ( new_pc , a , adderl_output ) ;
144
145
146
       instruction_memory_pipeline imem ( pc_out , instruction_wire );
147
148
       IF IFID (clk , adderl_output , instruction_wire , adderl_output_outl , instruction_wire_outl ) ;
149
150
       register reg file ( clk , regwritel out4 , instruction wire out1 [15:13] , instruction wire out1 [12:10] ,
151
       stw mux output out4 , read datal , read data2 , out write register ) ;
152
153
       control unit CTRL (instruction wire outl [19:16], regdestl, regwritel, extdl, alusrcl, memreadl,
154
        memwritel , memtoregl , jl , branchl , jmeml , aluopl , stwl );
155
156
      sinexten signext ( extdl , instruction_wire_outl [9:0] , sign_extension );
```

```
D:/FOR ME/Modelsim/project/pipeline.v - Default :
158
        shift_left shift1 ( instruction_wire_out1 [ 15 : 0 ] , output shift1 ) ;
159
160
       ID IDEX ( clk , regdestl , regwritel , alusrcl , memreadl ,
161
        memwritel , memtoregl , jl , branchl , jmeml , aluopl , stwl , output shiftl ,
162
        adderl output outl , read datal , read data2 , sign extension , instruction wire outl ,
163
        regdestl_out2 , regwritel_out2 , alusrcl_out2 , memreadl_out2 ,
164
        memwritel_out2 , memtoregl_out2 , jl_out2 , branchl_out2 , jmeml_out2 , aluopl_out2 , stwl_out2 , output_shiftl_out2 ,
165
        adderl_output_out2 , read_datal_out2 , read_data2_out2 , sign_extension_out2 , instruction_wire_out2 );
166
167
       alu control alu CTRL ( aluopl out2 , instruction wire out2 [3:0] , alu operation );
168
169
       MUX alusrc mux ( read data2 out2 , sign extension out2 , alusrcl out2 , alusrc mux output );
170
171
       alu ALU ( read_datal_out2 , alusrc_mux_output , alu_operation , alu_result , zeros );
172
173
       MUX regdst mux (instruction wire out2 [12:10], instruction wire out2 [9:7], regdest1 out2, regdst mux output);
174
175
       MUX stw mux ( regdst_mux_output , instruction_wire_outl [15:13] , stwl_out2 , stw_mux_output );
176
177
       shift_left shift2 ( sign_extension_out2 , shift2_output );
178
179
       adder adder2 ( shift2_output , adderl_output_out2 , branch_result );
180
181
       EX EXWB ( clk , stw mux output , zeros , alu result ,
182
       output shiftl out2 , branch result , read datal out2 , read data2 out2 ,
183
       adderl output out2 , memwritel out2 , memreadl out2 , branchl out2 , jl out2 , jmeml out2 , stwl out2 ,
184
       regwritel out2 , stw mux output out3 , zeros out3 , alu result out3 ,
185
       output shiftl out3 , branch result out3 , read data1 out3 , read data2 out3 ,
186
       adder1 output out3 , memwrite1 out3 , memread1 out3 , branch1 out3 , j1 out3 ,
187
       jmeml_out3 , stwl_out3 , regwritel_out3 );
188
189
       And gate branch select ( zeros out3 , branch result out3 , out and ) ;
190
191
       MUX read_address_mem ( alu_result_out3 , read_data2_out3 , jmeml_out3 , output_read_address_mem ) ;
192
193
       MUX write_address_mem ( alu_result_out3 , read_datal_out3 , stwl_out3 , output_write_address_mem ) ;
194
195
       MUX write data mem ( read data2 out3 , adderl_output_out3 , jmeml_out3 , output_write_data mem ) ;
196
       data_memmory_data_mem ( clk , output_read_address_mem , output_write_address_mem , output_write_data_mem , memwritel_out3 , memreadl out3 , output_read_data_memory_);
197
198
199
       WB wb ( clk , output shiftl out3 , branch result out3 , branchl out3 , jl out3 , jmeml out3 , stwl out3 ,
200
       regwritel out3 , stw mux output out3 , output read data memory , alu result out3 , out and , output shiftl out4 ,
201
       branch_result_out4 , branchl_out4 , jl_out4 , jmeml_out4 , stwl_out4 , regwritel_out4 ,
202
       stw mux output out4 , output read data memory out4 , alu result out4 , out and out4 , adderl output out3 , adderl output out4 ) ;
203
204
       MUX read_memory ( alu_result_out4 , output_read_data_memory_out4 , stwl_out4 , out_write_register ) ;
205
206
       if condition pc if ( clk , jl out4 , branchl out4 , jmeml out4 , output shiftl out4 , branch result out4 , out write register , new pc , pc in2 ) ;
207
208
       shift_right pc ( pc_in2 , pc_in ) ;
209
```


8-ADDI

Wave - Default	1,2] =						333	***
€ 1 +	Msgs								
/pipeline/clk	St1								
/pipeline/rst	St0								
	000000000000000000010			0000000000	0000000	0000000000	00000000	0000000000	0000000.
 /pipeline/pc_out	00000000000000000000010	000000000	00000000	0000000000	0000000	0000000000	00000000	0000000000	0000000.
 / /pipeline/new_pc	00000000000000001000	000000000	0000000	0000000000	0000000	0000000000	0000001	0000000000	0000001.
+-/>/pipeline/adder1_output	00000000000000001100	000000000	00000000	0000000000	0000001	0000000000	0000001	0000000000	0000010.
 / /pipeline/instruction_wire	00000101001010000011	000100000	10000001	000001001	.0000000	000001010	1010000	000000000	0100000.
+- /pipeline/adder1_output_o	00000000000000001000			0000000000	0000000	0000000000	0000001	0000000000	0000001.
+/>/pipeline/instruction_wire	00000100110000000010			0001000001	.0000001	000001001	0000000	0000010100	1010000.
 /pipeline/read_data1	00000000000000000110			0000000000	00000000	0000000000	0000000011	0	
	00000000000000000011			0000000000	0000001	0000000000	00000000	0000000000	0000001.
 /pipeline/sign_extension	00000000000000000000010			0000000000	0000001	0000000000	00000000	0000000000	1010000.
+- /pipeline/alusrc_mux_output	00000000000000001010					0000000000	00000001	0000000000	0000000.
- /pipeline/stw_mux_output	001					001		000	
+ /pipeline/alu_result	00000000000000001110					0000000000	00000001	0000000000	00000000.


9-SUB




10-AND




II-ADD




12- OR



13-ANDI



14-STW



/ /pipeline/out_and	St0																
	00000000000000001101	0000000000		000000000		000000000		0000000000	0000010	0000000000	0000001	0000000000	0000000	000000000	0000001	000000000	
+	00000000000000000011	0000000000	0000001	000000000	0000000	000000000	0000000	0000000000	0000010	0000000000		0000000000		000000000	0000000	000000000	
+	00000000000000000011	0000000000	0000001	000000000	0000000	000000000	0000001	0000000000	0000001	0000000000	0000001000)		000000000	0000000	000000000	0000010
- A 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1:	xxxxxxxxxxxxxxx															000000000	0000001


15- IW



```
D:/FOR ME/Modelsim/project/register.v (/pipeline/reg_file) - Default 🗉
Ln#
 1
      module register ( clk , reg_write , read_register1 , read_register2 , write_register , read_data1 , read_data2 , write_data ) ;
         input clk , reg write ;
                                                                                                                                       /pipeline/reg_file/write_data
        input [ 2 : 0 ] read register1 ;
                                                                                                                                       0000000000000000001001
        input [ 2 : 0 ] read_register2 ;
        input [ 2 : 0 ] write register ;
 5
 6
        output reg [ 19 : 0 ] read_datal ;
        output reg [19:0] read data2;
        input [ 19 : 0 ] write data;
         reg [ 19 : 0 ] register [ 0 : 7 ] ;
 9
10
         initial
11
         begin
```

16-BRANCH

NOT TAKEN



16-JMEM

/pipeline/memread1	St1						
/pipeline/memwrite1	St1						
/pipeline/memtoreg1	St0						
/pipeline/j1	St0						
/pipeline/branch1	St0						
/pipeline/jmem1	St1						
/pipeline/stw1	St0						
/pipeline/regdest1_out2	St0						
/pipeline/regwrite1_out2	St0						
/pipeline/alusrc1_out2	St1						

	14	13	8	1	7	19	14	
	9	3	5	1	7	19	9	
→ /pipeline/output_write_data_mem	48	3	16	9	0	3	48	
	1		9				1	
- / /pipeline/output_shift1_out4	77844	-81	12328	-57332	-101868	-110588	77844	
	64	52	68	44	568	44	64	
/pipeline/branch1_out4	0							

Wave - Default										# # X
♦ 1+	Msgs									
/pipeline/dk	1									
/pipeline/rst	0									
∓ - <pre>/pipeline/pc_in</pre>	11	9	10		11		12	13	11	
	11	9	10		11		12	13	11	
∓ - / /pipeline/new_pc	44	36	40		44		48	52	44	
	48	40	44		48		52	56	48	
	-49 8682	43	347141		-498682		458753		-498682	
	56	36	40		44		48	52	56	

16- JUMP

Wave - Default				30000			
♦ 1 •		Msgs					
/pipeline/dk	0						
🥠 /pipeline/rst	0						
∓- <pre> // /pipeline/pc_in</pre>	2	12	13	11	12	2	
	2	12	13	11	12	2	
#	8	48	52	44	48	8	
⊥- <pre>/pipeline/adder1_output</pre>	12	52		48	52	12	
	21123	45.		- 49 8682	458753	21123	
	52	48	52	56	48	52	
	458753	-49	458753		-498682	458753	

REFRENCES

- Z.Wang, "CDA3101: Computer Organization II". https://www.cs.fsu.edu/~zwang/cda3101.html (last accessed 14/5/2023).
- Elsevier, Interface (the MIPS edition) 5th edition, 2013 (last accessed 4/5/2023)