


# Asynchronous FIFO

## ➤ Introduction

- In an asynchronous FIFO, the read and write operations run on different clock frequencies. Because the write and read clocks are not synchronized, the FIFO is termed “asynchronous.” It is commonly used for transferring data between two different clock domains, a process known as clock domain crossing (CDC). This allows smooth synchronization of data flow between systems operating on independent clocks.
- In a synchronous FIFO, both write and read pointers are driven by the same clock. In contrast, an asynchronous FIFO uses a write pointer tied to the write clock domain and a read pointer tied to the read clock domain. As a result, domain crossing is necessary to determine FIFO full and empty conditions, which can introduce metastability into the design. To address this issue, 2-flip-flop synchronizer is used to transfer the write and read pointers across domains.

## ➤ System Architecture



- ✓ It's important to note that a single 2-FF synchronizer can resolve metastability for only single bit, so if we use multiple 2-FF synchronizers for write and read pointers → **Data Incoherency issue** will be arisen. Therefore, to address this issue we use **Binary to Gray Converter** for both read and write pointers before crossing the second domain.

## ➤ Parameters and Ports Declaration

Signal Name	Width	Direction	Description
<b>FIFO_WIDTH</b>	-	Parameters	FIFO word width
<b>FIFO_DEPTH</b>	-		Number of FIFO locations
<b>ADDR_SIZE</b>	-		Address line of FIFO
<i>data_in</i>	FIFO_WIDTH	Inputs	Data written in the FIFO at the write domain in case of write operation
<i>wr_en</i>	1		Write Enable: If the FIFO is not full, asserting this signal causes <i>data_in</i> to be written into the FIFO
<i>rd_en</i>	1		Read Enable: If the FIFO is not empty, asserting this signal causes <i>data_out</i> to be read from the FIFO
<i>clk_wr</i>	1		Clock signal of the write domain
<i>clk_rd</i>	1		Clock signal of the read domain
<i>rst_n</i>	1		Active low Asynchronous system reset in both domains
<i>data_out</i>	FIFO_WIDTH	Outputs	Read data from the FIFO at the read domain in case of read operation
<i>full</i>	1		Flag Indicates that the FIFO is full (there is no space available to write new data)
<i>empty</i>	1		Flag Indicates that the FIFO is empty (there is no data available to read)
<i>overflow</i>	1		Flag indicates that the FIFO is full & the write enable is also activated
<i>underflow</i>	1		Flag indicates that the FIFO is empty & the read enable is also activated

- Notice that the default values of the above parameters are:

- 1) **FIFO\_WIDTH** = 4 bits
- 2) **FIFO\_DEPTH** = 8 locations
- 3) **ADDR\_SIZE** =  $\log_2(8) = 3 \text{ bits}$