


Assignment 4

(under supervision of Eng/ Karim Waseem)

Question1]




```
1 module q1(clk,sset,sclr,aset,aclr,enable,load,shiftin,data,load_avalue,load_svalue,q,shiftout);
2 parameter SHIFT_WIDTH=8;
3 parameter SHIFT_DIRECTION="LEFT";
4 input clk,sset,sclr,aset,aclr,enable,load,shiftin;
5 input [SHIFT_WIDTH-1:0] data,load_avalue,load_svalue;
6 output reg shiftout;
7 output [SHIFT_WIDTH-1:0] q;
8 reg [SHIFT_WIDTH-1:0] temp;
9 always @(posedge clk or posedge aset or posedge aclr) begin
10     if(aclr) begin
11         temp<=0;
12         shiftout<=0;
13     end
14     else if(aset)
15         temp<=load_avalue;
16     else if(enable) begin
17         if(sclr) begin
18             temp<=0;
19             shiftout<=0;
20         end
21     else if(sset)
22         temp<=load_svalue;
23     else if(load)
24         temp<=data;
25     else begin
26         case(SHIFT_DIRECTION)
27             "LEFT" : begin
28                 temp<={q[SHIFT_WIDTH-2:0],shiftin};
29                 shiftout<=temp[SHIFT_WIDTH-1];
30             end
31             "RIGHT" : begin
32                 temp<={shiftin,q[SHIFT_WIDTH-1:1]};
33                 shiftout<=temp[0];
34             end
35         endcase
36     end
37 end
38 end
39 assign q=temp;
40 endmodule
```

Figure (1) : design code

```
design.v testbench.v
1 module q1_tb();
2 parameter N=8;
3 parameter shift="LEFT";
4 reg clk,sset,sclr,aset,aclr,en,load,shiftin;
5 reg [N-1:0] d,load_a,load_s;
6 wire [N-1:0] q;
7 wire shiftout;
8 integer i;
9
10 q1 #(.SHIFT_WIDTH(N),.SHIFT_DIRECTION(shift))DUT(.clk(clk),.sset(sset),.sclr(sclr),.aset(aset),.aclr(aclr),.load(load),.enable(en),.data(d),.q(
11
12 initial begin
13 clk=0;
14 forever
15 #25 clk=~clk;
16 end
17
18 initial begin
19 aclr=1; sclr=0; en=0;
20 #50;
21 aclr=0; sclr=1; en=1;
22 #50;
23 aclr=0; sclr=0; en=1;
24 for(i=0;i<20;i=i+1) begin
25 @(negedge clk);
26 sset=$random;
27 aset=$random;
28 load=$random;
29 shiftin=$random;
30 d=$random;
31 load_a=$random;
32 load_s=$random;
33 end
34 $stop;
35 end
36
37 initial
38 $monitor("sset=%b\t aset=%b\t load=%b\t shiftin=%b\t data=%b\t load_avalue=%b\t load_svalue=%b\t output(q)=%b\t shiftout=%b\t",sset,aset,load,s
39 endmodule
```

Figure (2) : testbench code



Question2]





Figure (5) : Do file

```

1  module q2(clk,set,out);
2
3  input clk,set;
4  output reg [3:0] out;
5
6  always @(posedge clk or negedge set) begin
7
8      if(!set)
9          out<=4'b1111;
10     else
11         out<=out+1;
12
13 end
14
15 endmodule

```

Figure (4) : design code



```

1  module q2_tb();
2
3  reg clk,set,reset;
4  wire [3:0] out_dut;
5  wire [3:0] out_ref;
6  integer i=0;
7
8  q2 DUT (.clk(clk),.set(set),.out(out_dut));
9  counter REF (.RST_N(reset),.CLK(clk),.out(out_ref));
10
11 initial begin
12     clk=0;
13     forever
14         #25 clk=~clk;
15 end
16
17 initial begin
18     set=0; reset=0;
19     #50;
20     set=1; reset=1;
21     #100;
22     for(i=0;i<20;i=i+1) begin
23         @(negedge clk);
24         if(out_dut!=out_ref) begin
25             $display("Error, this design is incorrect!!");
26             $stop;
27         end
28     end
29     $stop;
30 end
31
32 initial
33 $monitor("reset=%b\tset=%b\tout_reference=%b\t out_dut=%b",reset,set,out_ref,out_dut);
34
35 endmodule

```

Figure (7) : testbench code

```

1  module counter (RST_N,CLK,out);
2
3  input RST_N,CLK;
4  output [3:0] out;
5  wire w1,w2,w3,w4;
6
7  dff f1(.d(out[0]),.clk(CLK),.rst_n(RST_N),.q(w1),.qbar(out[0]));
8
9  dff f2(.d(out[1]),.clk(w1),.rst_n(RST_N),.q(w2),.qbar(out[1]));
10
11 dff f3(.d(out[2]),.clk(w2),.rst_n(RST_N),.q(w3),.qbar(out[2]));
12
13 dff f4(.d(out[3]),.clk(w3),.rst_n(RST_N),.q(w4),.qbar(out[3]));
14
15
16 endmodule

```

Figure (8) : golden reference design

```

1  module dff(d,clk,rst_n,q,qbar);
2
3  input d,clk,rst_n;
4  output reg q;
5  output qbar;
6
7  always @(posedge clk or negedge rst_n) begin
8
9      if(~rst_n)
10         q<=0;
11     else
12         q<=d;
13
14     end
15
16     assign qbar=~q;
17
18 endmodule


```

Figure (9) : D flip flop code used by golden reference design

Question3]

```
1  module q3(clk,set,out,div_2,div_4);
2
3  input clk,set;
4  output reg [3:0] out;
5  output div_2,div_4;
6
7  always @(posedge clk or negedge set) begin
8
9      if(!set)
10         out<=4'b1111;
11     else
12         out<=out+1;
13
14 end
15
16 assign div_2=out[0];    // as the period of out[0] is double the period of the input clock
17 assign div_4=out[1];    // as the period of out[1] is four times the period of the input clock
18
19 endmodule
```

Figure(10) : design code



Figure(11) : waveform

```

1  module q3_tb();
2
3  reg clk,set;
4  wire [3:0] count;
5  wire div_2,div_4;
6
7  q3 DUT (.clk(clk),.set(set),.out(count),.div_2(div_2),.div_4(div_4));
8
9  initial begin
10     clk=0;
11     forever
12         #25 clk=~clk;
13
14 end
15
16 initial begin
17
18 set=0;
19 #100;
20 set=1;
21 #1000;
22 $stop;
23
24 end
25
26 initial
27 $monitor("the output counter =%b \t div_2=%b\t div_4=%b",count,div_2,div_4);
28
29 endmodule

```

Figure(12) : testbench code

Question4]

```

1  module q4(clk,rst,set,out);
2
3  input clk,rst,set;
4  output reg [3:0] out;
5
6  always @(posedge clk or posedge rst or posedge set) begin
7
8      if(rst && set)
9          out<=4'b0001;
10     else begin
11         out[0]<=out[3];
12         out[1]<=out[3]^out[0];
13         out[2]<=out[1];
14         out[3]<=out[2];
15     end
16
17 end
18
19 endmodule

```

Figure (13) : design code

```

1  module q4_tb();
2
3  reg clk,reset,set;
4  wire [3:0] out_dut;
5
6  q4 DUT(.clk(clk),.rst(reset),.set(set),.out(out_dut));
7
8  initial begin
9  clk=0;
10
11  forever
12  #25 clk=~clk;
13
14  end
15
16 ▼ initial begin
17     reset=1;  set=1;
18     #100;
19     reset=0;  set=0;
20     #1000;
21     $stop;
22
23  end
24
25  initial
26  $monitor("the output =%b",out_dut);
27
28  endmodule

```

Figure (14) : testbench code




Figure (15) : waveform snippet

Question5]

```
1  module q5(a,b,cin,clk,rst,sum,cout);
2  parameter WIDTH =1;
3  parameter PIPELINE_ENABLE =1;
4  parameter USE_FULL_ADDER =1;
5  input [WIDTH-1:0] a,b;
6  input cin,clk,rst;
7  output [WIDTH-1:0] sum;
8  output cout;
9  reg [WIDTH-1:0] sum1;    // used for the sequential design
10 wire [WIDTH-1:0] sum2;   // used for pure combinational design
11 reg cout1;             //used for sequential design
12 wire cout2;            //used for combinational design
13 generate
14 if(PIPELINE_ENABLE) begin
15     always @(posedge clk) begin
16         if(rst) begin
17             sum1<=0;
18             cout1<=0;
19         end
20     else if(USE_FULL_ADDER) begin
21         sum1<=a^b^cin;
22         cout1<=(a&b)|(cin&(a^b));
23     end
24     else begin
25         sum1<=a^b;
26         cout1<=a&b;
27     end
28 end
29 end
30 else begin
31     if(USE_FULL_ADDER) begin
32         assign sum2=a^b^cin;
33         assign cout2=(a&b)|(cin&(a^b));
34     end
35     else begin
36         assign sum2=a^b;
37         assign cout2=a&b;
38     end
39 end
40 endgenerate
41 assign sum=(PIPELINE_ENABLE)?sum1:sum2;
42 assign cout=(PIPELINE_ENABLE)?cout1:cout2;
43 endmodule
```

Figure (16) : design code


```

1  module q5_tb();
2
3  parameter N1=4;
4  parameter N2=1;
5  parameter N3=1;
6  reg [N1-1:0] a,b;
7  reg clk,rst,cin;
8  wire [N1-1:0] sum;
9  wire cout;
10 integer i=0;
11
12 q5 #(.WIDTH(N1),.PIPELINE_ENABLE(N2),.USE_FULL_ADDER(N3)) DUT(.a(a),.b(b),.cin(cin),.clk(clk),.rst(rst),.sum(sum),.cout(cout));
13
14 initial begin
15   clk=0;
16   forever
17     #25 clk=~clk;
18   end
19
20 initial begin
21   rst=1;
22   #100;
23   rst=0;
24   for(i=0;i<20;i=i+1) begin
25
26     @(negedge clk);
27     a=$random;
28     b=$random;
29     cin=$random;
30
31   end
32   $stop;
33
34 end
35
36 initial
37   $monitor("a=%b\tb=%b\tcin=%b\tsum=%b\tcout=%b",a,b,cin,sum,cout);
38
39 endmodule

```

Figure(17) : testbench code




Figure (18) : waveform snippet