# Assignment\_6

(Under supervision of Eng/ Karim Wassem)

## Question1]

```
module question1(x,clk,rst,y,count);
      parameter IDLE=2'b00;
parameter ZERO=2'b01;
parameter ONE=2'b10;
parameter STORE=2'b11;
       input x,clk,rst;
       output reg y;
output reg [9:0] count;
       reg [1:0] cs,ns;
  ▼ always @(posedge clk or posedge rst) begin
         if(rst) begin
cs<=IDLE;
count<=10'b0000000000;
             cs<=ns:
  ns=ZERO;
                   if(x)
ns=ONE;
                  else
ns=ZERO;
             ONE:begin
if(x)
ns=IDLE;
else
             end
STORE: begin
if(x)
ns=IDLE;
                  else
ns=ZERO;
             default: ns=IDLE;
             endcase
           // output logic block
           always @(*) begin
case(cs)
IDLE: y=0;
ZERO: y=0;
ONE: y=0;
STORE: begin
y=1;
65
66
                                  count = count +1;
69
70
```

Figure (1): design code

```
module question1_tb();
   parameter n0=2'b00;
   parameter n1=2'b01;
   parameter n2=2'b10;
   parameter n3=2'b11;
   reg x,clk,rst;
   wire y;
wire [9:0] count;
   integer i=0;
   initial begin
   clk=0;
   forever
   end
21 ▼ initial begin
      rst=1;
             //delay for two clock periods
      #100;
      rst=0;
      for(i=0;i<50;i=i+1) begin
         @(negedge clk);
       $stop;
   end
```

Figure (2): testbench code




Figure (3): waveform snippet




Figure (4): report utilization




Figure (5): elaborated schematic




Figure (6): synthesis schematic




Figure (7): device implementation

### Question2]

```
module question2(speed_limit,car_speed,leading_distance,clk,rst,unlock_doors,accelerate_car);
  parameter MIN DISTANCE=7'd40;
  parameter STOP=2'b00;
  parameter DECELERATE=2'b01;
  parameter ACCELERATE=2'b10;
  input clk,rst;
input [7:0] speed_limit,car_speed;
input [6:0] leading_distance;
output reg unlock_doors,accelerate_car;
  reg [1:0] cs,ns;
  // state memory
always @(posedge clk or posedge rst) begin
  if(rst)
          cs<=STOP;
          cs<=ns;
  // nextstate logic block
always @(*) begin
  case(cs)
      STOP: begin
  if(leading_distance < MIN_DISTANCE)</pre>
           ns = STOP;
          ns = ACCELERATE;
           if(car_speed==0)
           ns = STOP;
           else if(leading_distance >= MIN_DISTANCE && car_speed < speed_limit)</pre>
           ns = ACCELERATE;
           ns = DECELERATE;
           if(leading_distance < MIN_DISTANCE || car_speed > speed_limit)
           ns = DECELERATE;
           ns = ACCELERATE;
          // output logic block
          always @(*) begin
                  case(cs)
STOP: begin
                                  unlock_doors = 1;
accelerate_car =
                          end
                          ACCELERATE: begin
                                  unlock_doors = 0;
                                  accelerate_car =
                          end
                          DECELERATE: begin
                                 unlock_doors = 0;
accelerate_car =
                  endcase
70
```

Figure (8): design code

```
module question2 tb();
      parameter N0= 7'd40;
      parameter N1=2'b00;
                                 // stop state
      parameter N3=2'b10; // accelerate state
      reg [7:0] speed_limit,car_speed;
      reg [6:0] leading_distance;
     wire unlock_doors,accelerate_car;
      question2 #(.MIN_DISTANCE(N0),.STOP(N1),.DECELERATE(N2),.ACCELERATE(N3)) DUT(.speed_limit(speed_limit),.car_speed(car_speed),.leading_distance(leading_distance),.clk(clk)
17 clk=0;
19 #25 clk=~clk;
           rst=1;
            speed_limit=8'd100;
                                       // randomization testing if the max speed =100 km/h
            for(i=0;i<10;i=i+1) begin
               can_speed=$urandom_range(50,150); // random values for car speed between 50 km/h to 150 km/h leading_distance-$urandom_range(0,80); // random values for leading_distance between 0 meter
            speed_limit=8'd150;
            for(i=10;i<20;i=i+1) begin
               car_speed=$urandom_range(100,200); // random values for car speed between 100 km/h to 200 km/h
leading_distance=$urandom_range(10,60); // random values for leading_distance between 10 meters to 60 meters
```

Figure (9): testbench code




Figure (10): waveform snippet




Figure (11): Elaborated schematic




Figure (12): synthesis schematic




Figure (13): utilization report




Figure (14): device implementation

### Question3]

```
module question3(clk,rst,y);
     parameter A=2'b00;
     parameter B=2'b01;
     parameter C=2'b10;
     parameter D=2'b11;
     input clk,rst;
     output reg [1:0] y;
     reg [1:0] cs,ns;
     // state memory block
13 ▼ always @(posedge clk or posedge rst) begin
         if(rst)
         cs<=0:
         else
         cs<=ns:
     end
     // next state logic block
21 ▼ always @(*) begin
         case(cs)
             A: ns = B;
             B: ns = C;
             C: ns = D;
             D: ns = A;
         endcase
     // output logic block
31 ▼ always @(*) begin
         case(cs)
             A: y = A;
             B: y = B;
             C: y = D;
             D: y = C;
         endcase
     end
```

```
module gray_counter(clk,rst,gray_out);
     input clk,rst;
     output [1:0] gray_out;
    reg [1:0] bin_out;
9 ▼ always @(posedge clk or posedge rst) begin
11
         if(rst)
12
         bin_out<=0;
13
         else
         bin out<=bin out+1;</pre>
15
    end
17
     assign gray_out[0]=^bin_out;
     assign gray_out[1]=bin_out[1];
21
```

Figure (16): reference design code

```
vlib work
vlog design.v refrence_design.v testbench.v
vsim -voptargs=+acc work.question3_tb
add wave *
run -all
```

Figure (15): main design code

Figure (17): Do file

```
module question3_tb();
    reg clk,rst;
    wire [1:0] y_dut,y_ref; // y_dut represent the output of main design
    integer i=0;
                              // y_ref represent the output of the reference design
    question3 DUT1(.clk(clk),.rst(rst),.y(y_dut));
    gray_counter DUT2(.clk(clk),.rst(rst),.gray_out(y_ref));
    initial begin
11
    clk=0;
12
    forever
13
    #25 clk=~clk;
    end
    initial begin
17
         rst=1;
                    //delay for the first two clock cycles
        #100;
        rst=0;
        for(i=0;i<10;i=i+1) begin
21
             @(negedge clk);
             if(y_dut!=y_ref) begin
22
                 $display("the counter doesn't act properly!!");
24
                 $stop;
             end
        end
         $stop;
     end
29
```

Figure (18): testbench code




Figure (19): waveform snippet

```
## This file is a general .xdc for the Basys3 rev B board ## To use it in a project:
                                    uncomment the lines corresponding to used pins rename the used ports (in each line, after get_ports) according to the top level signal names in the project
  ## Clock signal
 ## Switches

#set_property -dict { PACKAGE_PIN V17

#set_property -dict { PACKAGE_PIN V16

#set_property -dict { PACKAGE_PIN W16

#set_property -dict { PACKAGE_PIN W15

#set_property -dict { PACKAGE_PIN W15

#set_property -dict { PACKAGE_PIN V15

#set_property -dict { PACKAGE_PIN W14

#set_property -dict { PACKAGE_PIN W13

#set_property -dict { PACKAGE_PIN W13

#set_property -dict { PACKAGE_PIN V2

#set_property -dict { PACKAGE_PIN T3

#set_prope
                                                                                                                                                                                                                                                                                                   IOSTANDARD LVCMOS33 } [get_ports {sw[0]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[1]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[2]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
                                                                                                                                                                                                                                                                                                       IOSTANDARD LVCMOS33
IOSTANDARD LVCMOS33
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        {sw[5]}
{sw[6]}
{sw[7]}
{sw[7]}
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        [get_ports
[get_ports
                                                                                                                                                                                                                                                                                                       IOSTANDARD LVCMOS33
IOSTANDARD LVCMOS33
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         [get_ports
[get_ports
                                                                                                                                                                PACKAGE_PIN V2
PACKAGE_PIN T3
PACKAGE_PIN T2
  #set_property -dict
#set_property -dict
                                                                                                                                                                                                                                                                                                        IOSTANDARD LVCMOS33
IOSTANDARD LVCMOS33
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         [get_ports
[get_ports
  #set_property -dict
#set_property -dict
                                                                                                                                                                                                                                                                                                        IOSTANDARD LVCMOS33
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         [get_ports [get_ports
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        {sw[11]}
{sw[12]}
                                                                                                                                                                   PACKAGE PIN R3
                                                                                                                                                                   PACKAGE_PIN W2
 #set_property -dict { PACKAGE_PIN U1
#set_property -dict { PACKAGE_PIN T1
#set_property -dict { PACKAGE_PIN R2
                                                                                                                                                                                                                                                                                                       IOSTANDARD LVCMOS33 } [get_ports IOSTANDARD LVCMOS33 } [get_ports IOSTANDARD LVCMOS33 } [get_ports
 ## LEDs
                                                                                                                                                                                                                                                                                           IOSTANDARD LVCMOS33 } [get_ports {y[0]}]
IOSTANDARD LVCMOS33 } [get_ports {y[1]}]
IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
IOSTANDARD LVCMOS33 } [get_ports {led[4]}]
IOSTANDARD LVCMOS33 } [get_ports {led[5]}]
IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
IOSTANDARD LVCMOS33 } [get_ports {led[8]}]
IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
 set_property -dict { PACKAGE_PIN U16
set_property -dict { PACKAGE_PIN E19
#set_property -dict { PACKAGE_PIN U19
#set_property -dict { PACKAGE_PIN V19
#set_property -dict { PACKAGE_PIN V18
#set_property -dict { PACKAGE_PIN U15
#set_property -dict { PACKAGE_PIN 
#set_property -dict { PACKAGE_PIN U15
#set_property -dict { PACKAGE_PIN U15
#set_property -dict { PACKAGE_PIN V14
#set_property -dict { PACKAGE_PIN V13
#set_property -dict { PACKAGE_PIN V13
#set_property -dict { PACKAGE_PIN V13
                                                                                                                                                                                                                                                                                                       IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       {led[10]}}
{led[11]}}
{led[12]}}
{led[12]}}
{led[13]}]
{led[14]}}
{led[15]}}
 #set_property -dict { PACKAGE_PIN W3
#set_property -dict { PACKAGE_PIN U3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        [get_ports [get_ports
                                                                                                                                                                                                                                                                                                       IOSTANDARD LVCMOS33
IOSTANDARD LVCMOS33
#set_property -dict { PACKAGE_PIN P3
#set_property -dict { PACKAGE_PIN N3
#set_property -dict { PACKAGE_PIN N4
#set_property -dict { PACKAGE_PIN L1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        [get_ports [get_ports
                                                                                                                                                                                                                                                                                                       IOSTANDARD LVCMOS33 } [get_ports IOSTANDARD LVCMOS33 } [get_ports IOSTANDARD LVCMOS33 } [get_ports
##7 Segment Display

#set_property -dict { PACKAGE_PIN W7

#set_property -dict { PACKAGE_PIN W6

#set_property -dict { PACKAGE_PIN U8

#set_property -dict { PACKAGE_PIN V8

#set_property -dict { PACKAGE_PIN V5

#set_proper
                                                                                                                                                                                                                                                                                           IOSTANDARD LVCMOS33 } [get_ports {seg[0]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[1]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[1]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[3]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[4]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[5]}]
                                                                                                                                                                                                                                                                                                                           IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
     #set property -dict { PACKAGE PIN V7
     #set_property -dict
#set_property -dict
#set_property -dict
#set_property -dict
                                                                                                                                                                  { PACKAGE_PIN U2
{ PACKAGE_PIN U4
{ PACKAGE_PIN V4
{ PACKAGE_PIN W4
                                                                                                                                                                                                                                                                                                                           IOSTANDARD LVCMOS33 } [get_ports {an[0]}]
IOSTANDARD LVCMOS33 } [get_ports {an[1]}]
IOSTANDARD LVCMOS33 } [get_ports {an[2]}]
IOSTANDARD LVCMOS33 } [get_ports {an[3]}]
    ##Buttons
set_property -dict { PACKAGE_PIN U18
#set_property -dict { PACKAGE_PIN T18
#set_property -dict { PACKAGE_PIN W19
#set_property -dict { PACKAGE_PIN T17
#set_property -dict { PACKAGE_PIN U17
                                                                                                                                                                                                                                                                                                                          IOSTANDARD LVCMOS33 } [get_ports rst]
IOSTANDARD LVCMOS33 } [get_ports btnU]
IOSTANDARD LVCMOS33 } [get_ports btnL]
IOSTANDARD LVCMOS33 } [get_ports btnR]
IOSTANDARD LVCMOS33 } [get_ports btnD]
                                                                                                                                                                { PACKAGE_PIN J1
{ PACKAGE_PIN L2
{ PACKAGE_PIN G2
{ PACKAGE_PIN G2
{ PACKAGE_PIN H1
{ PACKAGE_PIN H2
{ PACKAGE_PIN G3
{ PACKAGE_PIN G3
                                                                                                                                                                                                                                                                                                                           IOSTANDARD LVCMOS33
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 {JA[0]}];#Sch name {JA[1]}];#Sch name {JA[1]}];#Sch name {JA[3]}];#Sch name {JA[3]}];#Sch name {JA[5]}];#Sch name {JA[6]}];#Sch name {JA[7]}];#Sch name
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          JA1
JA2
JA3
JA4
JA7
JA8
       ##Pmod Header JB
                                                                                                                                                               { PACKAGE_PIN A14
{ PACKAGE_PIN A16
{ PACKAGE_PIN B15
{ PACKAGE_PIN B16
{ PACKAGE_PIN A15
{ PACKAGE_PIN A17
{ PACKAGE_PIN C15
{ PACKAGE_PIN C16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             {JB[0]}];#Sch name
{JB[1]}];#Sch name
{JB[2]}];#Sch name
{JB[3]}];#Sch name
{JB[3]}];#Sch name
{JB[5])];#Sch name
{JB[6]}];#Sch name
{JB[0]}];#Sch name
                                                                                                                                                                                                                                                                                                                                                                                                                        LVCMOS33
LVCMOS33
LVCMOS33
LVCMOS33
LVCMOS33
LVCMOS33
LVCMOS33
                                                                                                                                                                                                                                                                                                                                      IOSTANDARD
IOSTANDARD
IOSTANDARD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ЈВ2
ЈВ3
ЈВ4
                                                                                                                                                                                                                                                                                                                                       IOSTANDARD
IOSTANDARD
IOSTANDARD
  ##Pmod Header JC
#set_property -d:
                                                                                                                                                                                  PACKAGE_PIN K17
PACKAGE_PIN M18
PACKAGE_PIN N17
PACKAGE_PIN P18
PACKAGE_PIN L17
PACKAGE_PIN M19
PACKAGE_PIN P17
PACKAGE_PIN R18
     ##Pmod Header JXADC
#set_property -dict
#set_property -dict
#set_property -dict
#set_property -dict
#set_property -dict
                                                                                                                                                                                  PACKAGE_PIN J3
PACKAGE_PIN L3
PACKAGE_PIN M2
PACKAGE_PIN N2
PACKAGE_PIN K3
```

Figure (20): constraint file after edit some ports




Figure (21): elaborated schematic




Figure (22): synthesis schematic




Figure (23): utilization report




Figure (24): device implementation




Figure (25): successful bitstream generation

### Question4]

```
module question4(clk,rst,in,y);
parameter S0=2'b00;
parameter S1=2'b01;
parameter S2=2'b10;
parameter S3=2'b11;
input clk, rst, in;
output reg y;
reg [1:0] cs,ns;
// state memory block
always @(posedge clk or posedge rst) begin if(rst)
     cs<=S0;
// next state logic block
always @(*) begin
   case(cs)
          S0: begin
                if(in)
                ns = 50;
                if(in)
                if(in)
          end
                begin
                if(in)
                ns = 50;
           end
// output logic block
always @(*) begin
     if(cs==S2 && in==1)
     y=1;
     y=0;
```

Figure (26): design code

```
module question4 tb();
      reg clk,rst,in;
     wire out;
      integer i=0;
      question4 DUT1(.clk(clk),.rst(rst),.in(in),.y(out));
      initial begin
      clk=0:
      forever
      #25 clk=~clk;
      end
15 ▼ initial begin
          rst=1;
                     //delay for the first two clock cycles
          #100:
          rst=0;
          for(i=0;i<50;i=i+1) begin
              @(negedge clk);
              in=$random;
          end
          $stop;
      end
```

Figure (27): testbench code

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
    ## Switches
set_property -dict { PACKAGE_PIN V17
#set_property -dict { PACKAGE_PIN V16
#set_property -dict { PACKAGE_PIN W16
#set_property -dict { PACKAGE_PIN W16
#set_property -dict { PACKAGE_PIN W17
#set_property -dict { PACKAGE_PIN W17
#set_property -dict { PACKAGE_PIN W15
#set_property -dict { PACKAGE_PIN W15
#set_property -dict { PACKAGE_PIN W14
#set_property -dict { PACKAGE_PIN W13
#set_property -dict { PACKAGE_PIN W13
#set_property -dict { PACKAGE_PIN W17
#set_property -dict {
## LEDS

set_property -dict { PACKAGE_PIN U16

#set_property -dict { PACKAGE_PIN U19

#set_property -dict { PACKAGE_PIN U15

#set_property -dict { PACKAGE_PIN U15

#set_property -dict { PACKAGE_PIN U15

#set_property -dict { PACKAGE_PIN U14

#set_property -dict { PACKAGE_PIN V14

#set_property -dict { PACKAGE_PIN V13

#set_property -dict { PACKAGE_PIN V13

#set_property -dict { PACKAGE_PIN V13

#set_property -dict { PACKAGE_PIN W3

#set_prope
    ## LEDs
                                                                                                                                                                                                                                                                                                                     IOSTANDARD LVCMOS33 } [get_ports {led[19]}]
IOSTANDARD LVCMOS33 } [get_ports {led[11]}]
IOSTANDARD LVCMOS33 } [get_ports {led[11]}]
IOSTANDARD LVCMOS33 } [get_ports {led[12]}]
IOSTANDARD LVCMOS33 } [get_ports {led[13]}]
IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
 IOSTANDARD LVCMOS33 } [get_ports {an[0]}]
IOSTANDARD LVCMOS33 } [get_ports {an[1]}]
IOSTANDARD LVCMOS33 } [get_ports {an[2]}]
IOSTANDARD LVCMOS33 } [get_ports {an[3]}]
             #set_property -dict { PACKAGE_PIN U2
#set_property -dict { PACKAGE_PIN U4
#set_property -dict { PACKAGE_PIN W4
#set_property -dict { PACKAGE_PIN W4
                                                                                                                                                                                                                                                                                                                                                    IOSTANDARD LVCMOS33 } [get_ports rst]
IOSTANDARD LVCMOS33 } [get_ports btnU]
IOSTANDARD LVCMOS33 } [get_ports btnL]
IOSTANDARD LVCMOS33 } [get_ports btnR]
IOSTANDARD LVCMOS33 } [get_ports btnD]
            ##BUTTONS
Set_property -dict { PACKAGE_PIN U18
#set_property -dict { PACKAGE_PIN T18
#set_property -dict { PACKAGE_PIN W19
#set_property -dict { PACKAGE_PIN U17
#set_property -dict { PACKAGE_PIN U17
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           [get_ports {JA[0]}];#Sch name = JA1

[get_ports {JA[1]}];#Sch name = JA2

[get_ports {JA[2]}];#Sch name = JA3

[get_ports {JA[3]}];#Sch name = JA4

[get_ports {JA[4]}];#Sch name = JA8

[get_ports {JA[5]}];#Sch name = JA8

[get_ports {JA[6]}];#Sch name = JA9

[get_ports {JA[7]}];#Sch name = JA10
                                                                                                                                                                                                    PACKAGE_PIN J1
PACKAGE_PIN L2
PACKAGE_PIN J2
PACKAGE_PIN G2
PACKAGE_PIN H1
PACKAGE_PIN K2
PACKAGE_PIN H2
PACKAGE_PIN G3
            ##Pmod Header JB
#set_property -dict
                                                                                                                                                                                                    PACKAGE_PIN A14
PACKAGE_PIN A16
PACKAGE_PIN B16
PACKAGE_PIN B16
PACKAGE_PIN A15
PACKAGE_PIN A17
PACKAGE_PIN C15
PACKAGE_PIN C16
                                                                                                                                                                                                                                                                                                                                                              IOSTANDARD LVCMOS33
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      [get_ports
[get_ports
[get_ports
[get_ports
[get_ports
[get_ports
[get_ports
[get_ports
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   {JB[0]}];#Sch name
{JB[1]];#Sch name
{JB[2]];#Sch name
{JB[3]];#Sch name
{JB[3]];#Sch name
{JB[5])];#Sch name
{JB[6]]];#Sch name
{JB[7]];#Sch name
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   = JB1
= JB2
= JB3
= JB4
= JB7
= JB8
= JB9
= JB16
            ##Pmod Header JC

#set_property -dict {
                                                                                                                                                                                                    PACKAGE_PIN K17
PACKAGE_PIN M18
PACKAGE_PIN P18
PACKAGE_PIN L17
PACKAGE_PIN L17
PACKAGE_PIN M19
PACKAGE_PIN P17
PACKAGE_PIN R18
                                                                                                                                                                                                                                                                                                                                                              IOSTANDARD LVCMOS33 }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  {JC[0]}];#Sch name {JC[1]}];#Sch name {JC[1]};#Sch name {JC[3]};#Sch name {JC[4]};#Sch name {JC[5]};#Sch name {JC[5]};#Sch name {JC[7]};#Sch name
            ##Pmod Header JXADC

#set_property -dict {
                                                                                                                                                                                                    PACKAGE_PIN J3
PACKAGE_PIN L3
PACKAGE_PIN M2
PACKAGE_PIN N2
PACKAGE_PIN K3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       {JXADC[0]}];#Sch name =

{JXADC[1]}];#Sch name =

{JXADC[2]}];#Sch name =

{JXADC[3]}];#Sch name =

{JXADC[4]}];#Sch name =
```

Figure (28): constraint file




Figure (29): waveform snippet




Figure (30): elaborated schematic




Figure (30): synthesis schematic




Figure (31): report utilization




Figure (32): device implementation




Figure (33): successful bitstream generation

### Question5]

```
module ALSU(A,B,Cin,opcode,serial_in,direction,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst,leds);
      parameter INPUT_PRIORITY ="A";
      parameter FULL_ADDER="ON";
      input [2:0] A,B,opcode;
      input Cin,serial_in,direction,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst;
      reg [2:0] A_ff,B_ff,opcode_ff;
10 ▼ reg Cin_ff,serial_in_ff,direction_ff,red_op_A_ff,red_op_B_ff,bypass_A_ff,bypass_B_ff;
       reg [5:0] out;
      output reg [15:0] leds;
      wire invalid_opcode,invalid_red_op,invalid_overall;
      wire [5:0] mult_out;
      wire [3:0] sum_h;
wire [3:0] sum_f;
      assign invalid_opcode = opcode_ff[2] & opcode_ff[1];
      assign invalid_red_op =(red_op_A_ff | red_op_B_ff) & (opcode_ff[2] | opcode_ff[1]);
      assign invalid_overall = invalid_opcode | invalid_red_op;
24 ▼ mult_gen_0 Multiplier (
        .A(A_ff), // input wire [2 : 0] A .B(B_ff), // input wire [2 : 0] B
        .P(mult_out) // output wire [5 : 0] P
30 ▼
      c_addsub_0 half_adder (
      .A(A_ff), // input wire [2 : 0] A
.B(B_ff), // input wire [2 : 0] B
.S(sum_h) // output wire [3 : 0] S
36 ▼ c_addsub_1 full_adder (
        .A(A_ff),
                     // input wire [2 : 0] A
// input wire [2 : 0] B
         .B(B_{ff}),
        .C_IN(Cin_ff), // input wire C_IN
        .S(sum_f)
46 ▼ always @(posedge clk or posedge rst) begin
               if(rst) begin
                   A_ff<=0;
                    B_ff<=0;
                    opcode ff<=0;
                    Cin_ff<=0;
                    serial in ff<=0;
                    direction ff<=0;
                    red_op_A_ff<=0;
                    red_op_B_ff<=0;</pre>
```

Figure (34): design code

```
bypass_A_ff<=0;
bypass_B_ff<=0;
               bypass_B_ff<=0;
end

else begin
A_ff<=A;
B_ff<=B;
opcode_ff<=opcode;
Cin_ff<=Cin;
serial_in_ff<=serial_in;
direction_ff<=direction;
red_op_A_ff<=red_op_A;
red_op_B_ff<=red_op_B;
bypass_A_ff<=bypass_A;
bypass_B_ff<=bypass_B;
end
always @(posedge clk or posedge rst) begin
        if(rst)
   leds<=0;
else if(invalid_overall==1)
   leds<=~leds;</pre>
                else
leds<=0;
always @(posedge clk or posedge rst) begin
  if(rst)
        l out<=0;
| out<=0;
| else if(invalid_overall)
| out<=0;
| else if(bypass_A_ff && b
               3'b000:begin
case({red_op_A_ff,red_op_B_ff})
2'b00:out <= A_ff & B_ff;
2'b01:out <= & B_ff;
2'b10:out <= & A_ff;
2'b11:out <= (INPUT_PRIORITY=="A")?(& A_ff):(& B_ff);
endcase
                                3'b001:begin
case({red_op_A_ff,red_op_B_ff})
2'b00:out <= A_ff ^ B_ff;
2'b01:out <= ^ B_ff;
2'b10:out <= ^ A_ff;
2'b11:out <= (INPUT_PRIORITY=="A")?(^ A_ff):(^ B_ff);
endcase</pre>
                                 3'b011: out<= mult_out;
                                         if(direction_ff)
   out <= {out[4:0] , serial_in_ff};</pre>
                                                 out <= {serial_in_ff , out[5:1]};
                                 3'b101:begin
  if(direction_ff)
   out <= {out[4:0] , out[5]};
  else</pre>
                                                 out <= {out[0] , out[5:1]};
                                 default:out<=0;
```

Figure (35): continue\_design\_code.

```
## This file is a general .xdc for the Basys3 rev B board
          ## - uncomment the lines corresponding to used pins
          ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
          ## Clock signal
         ## Switches
          set_property -dict { PACKAGE_PIN V17
                                                               IOSTANDARD LVCMOS33 } [get_ports {opcode[0]}]
         set_property -dict { PACKAGE_PIN V16
set_property -dict { PACKAGE_PIN V16
set_property -dict { PACKAGE_PIN W16
set_property -dict { PACKAGE_PIN W17
set_property -dict { PACKAGE_PIN W15
                                                              IOSTANDARD LVCMOS33 }
                                                               IOSTANDARD LVCMOS33
                                                               IOSTANDARD LVCMOS33 }
                                                               IOSTANDARD LVCMOS33 }
                                      PACKAGE_PIN V15
                                                               IOSTANDARD LVCMOS33 }
                                                              IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
                                      PACKAGE_PIN W14
                                                                                              [get_ports {B[0]
          set_property -dict
                                      PACKAGE_PIN W13
                                      PACKAGE_PIN V2
                                                               IOSTANDARD LVCMOS33 }
                                      PACKAGE_PIN T3
                                                               IOSTANDARD LVCMOS33 }
                                                               IOSTANDARD LVCMOS33 } [get_ports {cin}]
IOSTANDARD LVCMOS33 } [get_ports {red_op_A}]
IOSTANDARD LVCMOS33 } [get_ports {red_op_B}]
IOSTANDARD LVCMOS33 } [get_ports {bypass_A}]
IOSTANDARD LVCMOS33 } [get_ports {direction}]
IOSTANDARD LVCMOS33 } [get_ports {serial_in}]
          set_property -dict
                                      PACKAGE_PIN T2
          set_property -dict
                                      PACKAGE_PIN R3
                                      PACKAGE_PIN W2
         set_property -dict { PACKAGE_PIN U1
set_property -dict { PACKAGE_PIN T1
set_property -dict { PACKAGE_PIN R2
                                      PACKAGE_PIN U1
         ## LEDs
         set_property -dict { PACKAGE_PIN U16
set_property -dict { PACKAGE_PIN E19
                                                               IOSTANDARD LVCMOS33 } [get_ports {leds[0]}]
IOSTANDARD LVCMOS33 } [get_ports {leds[1]}]
         set_property -dict { PACKAGE_PIN U19
set_property -dict { PACKAGE_PIN V19
set_property -dict { PACKAGE_PIN V18
set_property -dict { PACKAGE_PIN V18
set_property -dict { PACKAGE_PIN V15
                                                              IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
                                                                                             [get_ports {leds[4]}
[get_ports {leds[5]}
         set_property -dict { PACKAGE_PIN U14
set_property -dict { PACKAGE_PIN V14
set_property -dict { PACKAGE_PIN V13
set_property -dict { PACKAGE_PIN V3
                                                              IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
                                                                                             [get_ports {leds[6]}
[get_ports {leds[7]}
                                                                                             [get_ports {leds[8]}
[get_ports {leds[9]}
         set_property -dict {
    set_property -dict {
                                      PACKAGE_PIN W3
PACKAGE_PIN U3
                                                               IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
                                                                                             [get_ports {leds[10]}
[get_ports {leds[11]}
         set_property -dict { PACKAGE_PIN P3
set_property -dict { PACKAGE_PIN N3
                                                               IOSTANDARD LVCMOS33 } [get_ports {leds[12]}]
IOSTANDARD LVCMOS33 } [get_ports {leds[13]}]
         set_property -dict { PACKAGE_PIN P1
set_property -dict { PACKAGE_PIN L1
                                                               IOSTANDARD LVCMOS33 } [get_ports {leds[14]}]
IOSTANDARD LVCMOS33 } [get_ports {leds[15]}]
         #set_property -dict { PACKAGE_PIN W7 #set_property -dict { PACKAGE_PIN W6 #set_property -dict { PACKAGE_PIN U8
                                                                                             [get_ports {seg[1]}]
[get_ports {seg[2]}]
                                                               IOSTANDARD LVCMOS33 }
IOSTANDARD LVCMOS33 }
         #set_property -dict { PACKAGE_PIN V8
#set_property -dict { PACKAGE_PIN U5
#set_property -dict { PACKAGE_PIN V5
                                                              IOSTANDARD LVCMOS33 } [get_ports {seg[3]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[4]}]
IOSTANDARD LVCMOS33 } [get_ports {seg[5]}]
##Buttons
```

Figure (36): constraint file after editing the switches and LEDs and push button for reset.




Figure (37): generic schematic (Elaborated)




Figure (38): Synthesized schematic

Name 1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)
✓ N ALSU	57	38	40	1
> I full_adder (c_addsub_1)	3	0	0	0
> I half_adder (c_addsub	3	0	0	0
> I Multiplier (mult_gen_0)	11	0	0	0

Figure (39): utilization report




Figure (40): device after implementation




Figure (41): successful bitstream generation

\_\_\_\_\_\_