

Assignment 5

(under supervision of Eng/Karim Wassim)

Question 1]

```
1  module question1(A,B,Cin,opcode,serial_in,direction,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst,out,leds);
2
3  parameter INPUT_PRIORITY ="A";
4  parameter FULL_ADDER="ON";
5
6  input [2:0] A,B,opcode;
7  input Cin,serial_in,direction,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst;
8
9  reg [2:0] A_ff,B_ff,opcode_ff;
10 reg Cin_ff,serial_in_ff,direction_ff,red_op_A_ff,red_op_B_ff,bypass_A_ff,bypass_B_ff;
11
12 output reg [5:0] out;
13 output reg [15:0] leds;
14
15
16 always @(posedge clk) begin
17     A_ff<=A;
18     B_ff<=B;
19     opcode_ff<=opcode;
20     Cin_ff<=Cin;
21     serial_in_ff<=serial_in;
22     direction_ff<=direction;
23     red_op_A_ff<=red_op_A;
24     red_op_B_ff<=red_op_B;
25     bypass_A_ff<=bypass_A;
26     bypass_B_ff<=bypass_B;
27 end
28
29 always @(posedge clk or posedge rst) begin
30     if(rst) begin
31         out<=0;
32         leds<=0;
33     end
34     else if(bypass_A_ff==1 && bypass_B_ff==0) begin
35         out<=A_ff;
36         leds<=0;
37     end
38     else if(bypass_A_ff==0 && bypass_B_ff==1) begin
39         out<=B_ff;
40         leds<=0;
41     end
42     else if(bypass_A_ff==1 && bypass_B_ff==1) begin
43         out<=A_ff;
44         leds<=0;
45     end
46     else begin
47         case(opcode_ff)
48             3'b000: begin
49                 if(red_op_A_ff==1 && red_op_B_ff==0) begin
50                     out<=A_ff;
51                     leds<=0;
52                 end
53                 else if(red_op_A_ff==0 && red_op_B_ff==1) begin
54                     out<=B_ff;
55                     leds<=0;
```

Figure (1) : design code

```

56     end
57     else if(red_op_A_ff==1 && red_op_B_ff==1) begin
58         out<=&A_ff;
59         leds<=0;
60     end
61     else begin
62         out<=A_ff & B_ff;
63         leds<=0;
64     end
65 end
66 3'b001: begin
67     if(red_op_A_ff==1 && red_op_B_ff==0) begin
68         out<=&A_ff;
69         leds<=0;
70     end
71     else if(red_op_A_ff==0 && red_op_B_ff==1) begin
72         out<=&B_ff;
73         leds<=0;
74     end
75     else if(red_op_A_ff==1 && red_op_B_ff==1) begin
76         out<=&A_ff;
77         leds<=0;
78     end
79     else begin
80         out<=A_ff ^ B_ff;
81         leds<=0;
82     end
83 end
84 3'b010: begin
85     case({red_op_A_ff,red_op_B_ff})
86     2'b11,2'b01,2'b10: begin
87         out<=0;
88         leds<=~leds;
89     end
90     2'b00: begin
91         if(FULL_ADDER=="ON")
92             out<=A_ff+B_ff+Cin_ff;
93         else
94             out<=A_ff+B_ff;
95         leds<=0;
96     end
97     endcase
98 end
99 3'b011: begin
100     case({red_op_A_ff,red_op_B_ff})
101     2'b11,2'b01,2'b10: begin
102         out<=0;
103         leds<=~leds;
104     end
105     2'b00: begin
106         out<= A_ff * B_ff;
107         leds<=0;
108     end
109     endcase
110 end
111 3'b100: begin
112     case({red_op_A_ff,red_op_B_ff})
113     2'b11,2'b01,2'b10: begin
114         out<=0;
115         leds<=~leds;
116     end
117     2'b00: begin
118         if(direction)
119             out<={out[4:0],serial_in_ff};
120         else
121             out<={serial_in_ff,out[5:1]};
122         leds<=0;
123     end
124     endcase
125 end
126 3'b101: begin
127     case({red_op_A_ff,red_op_B_ff})
128     2'b11,2'b01,2'b10: begin
129         out<=0;
130         leds<=~leds;
131     end
132     2'b00: begin
133         if(direction)
134             out<={out[4:0],out[5]};
135         else
136             out<={out[0],out[5:1]};
137         leds<=0;
138     end
139     endcase
140 end
141 3'b110,3'b111: begin
142     out<=0;
143     leds<=~leds;
144 end
145 endcase
146 end
147 endcase
148 end
149 endmodule
150

```

Figure (2) : continue design code

```

1  module question1_tb();
2
3  parameter N1 ="A";
4  parameter N2="ON";
5
6  reg [2:0] A,B,opcode;
7  reg Cin,serial_in,direction,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst;
8
9  wire [5:0] out;
10 wire [15:0] leds;
11 integer i=0;
12
13 question1 #(INPUT_PRIORITY(N1),.FULL_ADDER(N2)) DUT(.A(A),.B(B),.opcode(opcode),.Cin(Cin),.serial_in(serial_in),.direction(direction),.red_op_A(red_op_A),.red_op_B(red_op_B),.bypass_A(
14
15 initial begin
16     clk=0;
17     forever
18         #25 clk=~clk; // this mean that clock period will be 50 ns
19 end
20
21 initial begin
22     rst=1;
23     #100;
24     rst=0;
25
26     // directed testing for inputs bypass_A & bypass_B
27
28     opcode=000; A=5; B=1; bypass_A=1; bypass_B=0; // we expect output=A+5 (don't care the value of opcode)
29     #50;
30     opcode=001; A=2; B=3; bypass_A=0; bypass_B=1; // we expect output=B+3 (don't care the value of opcode)
31     #50;
32     opcode=010; A=7; B=4; bypass_A=1; bypass_B=1; // we expect output=A+7 (as A has higher priority than B)
33     #50;
34
35     bypass_A=0; bypass_B=0;
36
37     // directed testing for invalid cases
38
39
40     opcode=010; A=4; B=6; red_op_A=1; red_op_B=0; // we expect out=0 & leds will toggling
41     #50;
42     opcode=011; A=5; B=3; red_op_A=0; red_op_B=1; // we expect out=0 & leds will toggling
43     #50;
44     opcode=100; A=2; B=1; red_op_A=1; red_op_B=1; // we expect out=0 & leds will toggling
45     #50;
46     opcode=101; A=0; B=7; red_op_A=1; red_op_B=1; // we expect out=0 & leds will toggling
47     #50;
48     opcode=110; A=3; B=2; red_op_A=1; red_op_B=0; // we expect out=0 & leds will toggling (don't care to the input values)
49     #50;
50     opcode=111; A=6; B=1; red_op_A=0; red_op_B=1; // we expect out=0 & leds will toggling (don't care to the input values)
51     #50;
52
53     red_op_A=0; red_op_B=0;
54
55     _ _ _ _ _
56
57     for(i=0;i<20;i=i+1) begin //randomized testing to check the validity of the operations
58
59         @(negedge clk);
60         A=$random;
61         B=$random;
62         Cin=$random;
63         serial_in=$random;
64         direction=$random;
65         opcode=$urandom_range(0,5);
66
67     end
68
69     $stop;
70
71 endmodule

```

Figure (3) :testbench code




Figure (4) : waveform snippet

```

1  vlib work
2  vlog design.v testbench.v
3  vsim -voptargs=+acc work.question1_tb
4  add wave *
5  run -all

```

Figure (5) : do file

- ➔ We test this design using both methods (directed testing & randomized testing) as we use directed testing for the asynchronous inputs as reset and for the inputs that I want to test them separately few times as bypass_A & bypass_B & red_op_A & red_op_B.
- ➔ The waveform shown above in figure (4) shows all the corner cases that I tested in the testbench. But we notice that there is a delay with one clock cycle due to the inputs that I get from the flip flop before performing any operation.

Question 2]

```
design.v      testbench.v      sim_file.do
1  module question2(A,B,C,D,clk,rst_n,P);
2
3  parameter OPERATION="ADD";
4
5  input [17:0] A,B,D;
6  input [47:0] C;
7  input clk,rst_n;
8  output reg [47:0] P;
9
10 reg [47:0] multiplier_out;
11
12 always @(posedge clk) begin
13
14     if(!rst_n) begin
15         P<=0;
16         multiplier_out<=0;
17     end
18     else begin
19         if(OPERATION=="ADD") begin
20             multiplier_out<= (D + B) * A;
21             P<= multiplier_out + C;
22         end
23         else begin
24             multiplier_out<= (D - B) * A;
25             P<= multiplier_out - C;
26         end
27     end
28
29 end
30
31 endmodule
```

Figure (6): design code

```
1  vlib work
2  vlog design.v testbench.v
3  vsim -voptargs=+acc work.question2_tb
4  add wave *
5  run -all
```

Figure (7): do file

```

1  module question2_tb();
2
3  parameter N="ADD";
4
5  reg clk,reset;
6  reg [17:0] A,B,D;
7  reg [47:0] C;
8  wire [47:0] P;
9  integer i=0;
10
11  question2 #(.OPERATION(N)) DUT (.A(A),.B(B),.C(C),.D(D),.clk(clk),.rst_n(reset),.P(P));
12
13  initial begin
14      clk=0;
15      forever
16          #25 clk=~clk;
17  end
18
19  initial begin
20
21      reset=0;
22      #100;
23      reset=1;
24      for(i=0;i<15;i=i+1) begin
25
26          @(negedge clk);
27          A=$urandom_range(0,1000);
28          B=$urandom_range(0,1000);
29          C=$urandom_range(0,1000);
30          D=$urandom_range(0,1000);
31      end
32      $stop;
33  end
34  endmodule

```

Figure (8): testbench code




Figure (9): waveform snippet