## Assignment\_5

(under supervision of Eng/Karim Wassim)

## Question 1]

```
module question1(A,B,Cin,opcode,serial_in,direction,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst,out,leds);
      parameter INPUT_PRIORITY ="A";
      parameter FULL ADDER="ON";
      input [2:0] A,B,opcode;
      input Cin, serial_in, direction, red_op_A, red_op_B, bypass_A, bypass_B, clk, rst;
      reg [2:0] A_ff,B_ff,opcode_ff;
      reg Cin_ff,serial_in_ff,direction_ff,red_op_A_ff,red_op_B_ff,bypass_A_ff,bypass_B_ff;
      output reg [5:0] out;
      output reg [15:0] leds;
      always @(posedge clk) begin
          A ff<=A;
          B_ff<=B;
          opcode_ff<=opcode;
          Cin_ff<=Cin;
          serial_in_ff<=serial_in;
direction_ff<=direction;
red_op_A_ff<=red_op_A;</pre>
          red_op_B_ff<=red_op_B;</pre>
          bypass A ff<=bypass A;
          bypass_B_ff<=bypass_B;</pre>
29 ▼ always @(posedge clk or posedge rst) begin
           if(rst) begin
              out<=0;
               leds<=0;
       else if(bypass_A_ff==1 && bypass_B_ff==0) begin
               out<=A_ff;
               leds<=0;
          else if(bypass_A_ff==0 && bypass_B_ff==1) begin
              out<=B ff;
              leds<=0;
          else if(bypass_A_ff==1 && bypass_B_ff==1) begin
              out<=A_ff;
              leds<=0;
          else begin
               case(opcode_ff)
               3'b000: begin
                   if(red_op_A_ff==1 && red_op_B_ff==0) begin
                   out<=&A_ff;
                   leds<=0;
                   else if(red_op_A_ff==0 && red_op_B_ff==1) begin
                   out<=&B_ff;
                   leds<=0;
```

Figure (1): design code

```
else if(red_op_A_ff==1 && red_op_B_ff==1) begin
                                 out<=&A_ff;
leds<=0;
                                 else begin
out<=A_ff & B_ff;
leds<=0;</pre>
                             'b001: begin
if(red_op_A_ff==1 && red_op_B_ff==0) begin
out<=^A_ff;
                                 leds<=0;
                                 end
                                 else if(red_op_A_ff==0 && red_op_B_ff==1) begin
out<=^B_ff;
leds<=0;</pre>
                                 end
                                else if(red_op_A_ff==1 && red_op_B_ff==1) begin
out<=^A_ff;
leds<=0;
                                 end
                                else begin
out<=A_ff ^ B_ff;
leds<=0;</pre>
                         end
3'b010: begin
case({red_op_A_ff,red_op_B_ff})
2'b11,2'b01,2'b10: begin
out<=0;
leds<=~leds;
 84 ▼
85 ▼
86 ▼
                                2'b00: begin
if(FULL_ADDER=="ON")
out<=A_ff+B_ff+Cin_ff;
                                out<=A_ff+B_ff;
                                leds<=0;
                                end
                          end
3'b011: begin
100 V
                             case({red_op_A_ff,red_op_B_ff})
2'b11,2'b01,2'b10: begin
   out<=0;
   leds<=~leds;</pre>
101 ¥
102 ¥
                                2'b00: begin
out<= A_ff * B_ff;
leds<=0;
                                   end
end
3'b100: begin
case({red_op_A_ff,red_op_B_ff})
2'b11,2'b01,2'b10: begin
out<=0;
leds<=~leds;
                                        end
2'b00: begin
if(direction)
out<={out[4:0],serial_in_ff};
                                            out<={serial_in_ff,out[5:1]};
                                            leds<=0;
                                     end
endcase
                                   end
3'b101:
                                        b101: begin
case({red_op_A_ff,red_op_B_ff})
2'b11,2'b01,2'b10: begin
out<=0;
leds<=~leds;
 129
130
131
132
 133
134
135
136
137
138
139
                                        end
2'b00: begin
if(direction)
out<={out[4:0],out[5]};
                                            out<={out[0],out[5:1]};
leds<=0;
                                   end
end
3'b110,3'b111: begin
out<=0;
leds<=~leds;
                     endcase
end
```

Figure (2): continue design code

```
parameter N1 ="A";
     parameter N2="ON";
     reg [2:0] A,B,opcode;
    reg Cin,serial_in,direction,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst;
  wire [5:0] out;
wire [15:0] leds;
13 question1 #(.INPUT_PRIORITY(N1),.FULL_ADDER(N2)) DUT(.A(A),.B(B),.opcode(opcode),.Cin(Cin),.serial_in(serial_in),.direction(direction),.red_op_A(red_op_A),.red_op_B(red_op_B),.bypass_A(
       clk=0;
         #25 clk=~clk; // this mean that clock period will be 50 ns
         rst=0;
         opcode=000; A=5; B=1; bypass_A=1; bypass_B=0; // we expect output=A=5 (don't care the value of opcode)
         opcode=001; A=2; B=3; bypass_A=0; bypass_B=1; // we expect output=B=3 (don't care the value of opcode)
         opcode=010; A=7; B=4; bypass_A=1; bypass_B=1; // we expect output=A=7 (as A has higher piriority than B)
        bypass_A=0; bypass_B=0;
        // directed testing for invalid cases
        opcode=010; A=4; B=6; red_op_A=1; red_op_B=0; // we expect out=0 & leds will toggling
         opcode=011; A=5; B=3; red_op_A=0; red_op_B=1; // we expect out=0 & leds will toggling
         opcode=100; A=2; B=1; red_op_A=1; red_op_B=1; // we expect out=0 & leds will toggling
         opcode=101; A=0; B=7; red_op_A=1; red_op_B=1; // we expect out=0 & leds will toggling
         opcode=110; A=3; B=2; red_op_A=1; red_op_B=0; // we expect out=0 & leds will toggling (don't care to the input values)
         opcode=111; A=6; B=1; red_op_A=0; red_op_B=1; // we expect out=0 & leds will toggling (don't care to the input values)
         red_op_A=0; red_op_B=0;
                 for(i=0;i<20;i=i+1) begin
                                                                       //randomized testing to check the validity of the operations
                          @(negedge clk);
                          A=$random;
                         Cin=$random;
                         serial_in=$random;
                         direction=$random;
                         opcode=$urandom_range(0,5);
```

Figure (3) :testbench code




Figure (4): waveform snippet

```
1 vlib work
2 vlog design.v testbench.v
3 vsim -voptargs=+acc work.question1_tb
4 add wave *
5 run -all
```

Figure (5): do file

- → We test this design using both methods (directed testing & randomized testing) as we use directed testing for the asynchronous inputs as reset and for the inputs that I want to test them separately few times as bypass\_A & bypass\_B & red\_op\_A & red\_op\_B.
- → The waveform shown above in figure (4) shows all the corner cases that I tested in the testbench. But we notice that there is a delay with one clock cycle due to the inputs that I get from the flip flop before performing any operation.

## Question 2]

```
design.v
                    × testbench.v
                                 × sim_file.do
    module question2(A,B,C,D,clk,rst_n,P);
    parameter OPERATION="ADD";
    input [17:0] A,B,D;
    input [47:0] C;
    input clk,rst_n;
    output reg [47:0] P;
10
    reg [47:0] multiplier_out;
11
12
    always @(posedge clk) begin
13
14
     if(!rst_n) begin
15
         P<=0;
         multiplier_out<=0;</pre>
16
     end
17
     else begin
18
         if(OPERATION=="ADD") begin
19
20
             multiplier_out<= (D + B) * A;</pre>
             P<= multiplier_out + C;
21
22
         end
23
         else begin
24
             multiplier_out<= (D - B) * A;
25
             P<= multiplier_out - C;
26
         end
     end
27
28
29
    end
30
    endmodule
31
```

Figure (6): design code

```
1 vlib work
2 vlog design.v testbench.v
3 vsim -voptargs=+acc work.question2_tb
4 add wave *
5 run -all
```

Figure (7): do file

```
module question2_tb();
parameter N="ADD";
reg clk, reset;
reg [17:0] A,B,D;
reg [47:0] C;
wire [47:0] P;
integer i=0;
question2 #(.OPERATION(N)) DUT (.A(A),.B(B),.C(C),.D(D),.clk(clk),.rst_n(reset),.P(P));
initial begin
    clk=0;
    forever
    #25 clk=~clk;
initial begin
reset=0;
#100;
reset=1;
for(i=0;i<15;i=i+1) begin
    @(negedge clk);
    A=$urandom_range(0,1000);
    B=$urandom_range(0,1000);
    C=$urandom_range(0,1000);
    D=$urandom_range(0,1000);
$stop;
end
```

Figure (8): testbench code




Figure (9): waveform snippet