Assignment_4_Extended

(under supervision of Eng/Karim Wassem)

Question1]




Figure (1): question1 "part1"




Figure (2): question1 "part2"

Question2]

```
module q2 ext(clk,rst,load,load value,po);
     parameter SHIFT DIRECTION="LEFT";
     parameter SHIFT_AMOUNT=1;
     input clk,rst,load;
     input [7:0] load value;
     output reg [7:0] po;
     always @(posedge clk or posedge rst) begin
10
         if(rst)
11
12
         po<=0;
13
         else if(load)
         po<=load value;
14
15
         else begin
             case(SHIFT DIRECTION)
16
             "LEFT": begin
17
18
                  po<=po<<SHIFT AMOUNT;</pre>
19
             end
20
             "RIGHT": begin
21
                  po<=po>>SHIFT AMOUNT;
22
             end
23
24
             endcase
25
         end
26
     end
27
     endmodule
28
```

Figure(3): design code

Figure (4): first testbench with shift left (1 bit)




Figure (5): waveform snippet for the above test bench (shift left)

```
module q2_ext_tb2();
parameter N3="RIGHT";
parameter N4=2;
reg clk,rst,load;
reg [7:0] load_value;
wire [7:0] po;
integer i=0;
q2_ext #(.SHIFT_DIRECTION(N3),.SHIFT_AMOUNT(N4)) DUT(.clk(clk),.rst(rst),.load(load),.load_value(load_value),.po(po));
    clk=0;
    #25 clk=~clk;
    rst=0;
    for(i=0;i<20;i=i+1) begin
        load=$random;
        load value=$random;
    end
    $stop;
```

Figure (6): second testbench with shift right (2 bits)




Figure (7): waveform snippet for the above test bench (shift right)

Question3]

```
module q3_ext(clk,rst,gray_out);
                                                             reg clk,rst;
     input clk,rst;
     output [1:0] gray_out;
                                                             initial begin
     reg [1:0] bin_out;
                                                                 clk=0;
                                                                 forever
     always @(posedge clk or posedge rst) begin
                                                                 #25 clk=~clk;
         if(rst)
                                                             initial begin
         bin out<=0;
         else
                                                                 rst=1;
                                                                 #100;
         bin_out<=bin_out+1;</pre>
                                                                 rst=0;
                                                                 #500;
     end
                                                                   $stop;
     assign gray_out[0]=^bin_out;
                                                             initial
19
     assign gray_out[1]=bin_out[1];
```

```
module q3_ext_tb();

reg clk,rst;
wire [1:0] gray_out;

q3_ext DUT(.clk(clk),.rst(rst),.gray_out(gray_out));

initial begin
    clk=0;
    forever
    #25 clk=~clk;

end

initial begin

rst=1;
    #100;
    rst=0;
    #500;
    #500;
    #stop;

end

initial

#monitor("the gray_counter =%b",gray_out);

endmodule
```

Figure (8): design code

Figure (9): testbench code




Figure (10): waveform snippet