## Assignment\_3

(Under supervision of Eng: Karim Wassem)

```
Q1]
         ≡ question1.v X

    question1_tb.v

                module q1(E,D,CLK,Q);
                                                                                 VSIM 46> run -all
                input E,D,CLK; // E is an enable signal
                                                                                                  enable=0 Q=x
                output reg Q;
                                                                                                   enable=l Q=x
                always @(posedge CLK) begin
                                                                                  # AT time= 100 D=1
                                                                                                    enable=1 Q=0
                                                                                  # AT time= 125 D=1
                                                                                                    enable=1 Q=1
                   if(E)
                   Q<=D;
                                                                                                    enable=0 Q=1
                 end
                                                                                 # AT time= 325 D=0
                                                                                                    enable=1 Q=0
                 endmodule
                                                                                 # AT time= 350 D=1 enable=0 Q=0
          15
                                                                                 # ** Note: $stop : D:/VS_code/Verilog_codes/Assignment_3/q1/question1_tb.v(29)
                                                                                    Time: 500 ns Iteration: 1 Instance: /ql tb
```

Figure (1): Verilog code






Figure (3): waveform

```
    question1.v

≡ question1_tb.v X

      module q1_tb();
      reg d,en,clk;
      wire q;
      integer i;
      q1 DUT (.D(d),.E(en),.CLK(clk),.Q(q));
      initial begin
      clk=0;
      forever
      #25 clk=~clk; // this mean that time period of clock=50 ns
       end
      initial begin
      d=0;
 19
      en=0;
      for(i=0;i<10;i=i+1) begin</pre>
      @(negedge clk);
      d=$random;
      en=$random;
      end
      $stop;
      end
       initial
      $monitor("AT time= %g\t D=%b \t enable=%b \tQ=%b",$time,d,en,q);
      endmodule
```

Figure(4): testbench

→ As we see from these figures that we use randomized values for the input to produce the output of the D flip flop with monitoring it's values as shown in figure (2) "transcript".

Q2]

```
≡ question2.v X ≡ question2_tb.v
                                                                  ≡ question2.v

≡ question2_tb.v X

                                                                  Assignment_3 > q2 > ≡ question2_tb.v
Assignment_3 > q2 > ≡ question2.v
                                                                        module q2_tb();
      module q2(clear,G,D,Q);
                                                                        reg CLR,D,G;
      input clear,G,D; // G is an enable signal
                                                                        wire q;
      output reg Q;
                                                                         integer i;
      always @(clear or G or D) begin
                                                                        q2 DUT (.D(D),.clear(CLR),.G(G),.Q(q));
        if(~clear)
                                                                         initial begin
        Q<=0;
                                                                         for(i=0;i<10;i=i+1) begin</pre>
        else if(G)
                                                                        D=$random;
        Q<=D;
                                                                        CLR=$random;
                                                                        G=$random;
      end
                                                                         #50;
                                                                         end
      endmodule
 15
                                                                         $stop;
             Figure(5): Verilog code
                                                                         initial
                                                                         $monitor("AT time= %g\t D=%b \tclear=%b\tenable(G)=%b\tQ=%b",$time,D,CLR,G,q);
                                                                         endmodule
```

Figure (6): testbench code

→ This design represent a D latch with active enable(G) signal and active low (clear) where as shown in figure (6) we test the design using randomized values of inputs.




Figure (7): waveform




Figure (8): waveform

```
≡ question3.v X
                 ≡ question3_tb.v
Assignment_3 > q3 > ≡ question3.v
      module q3(data,gate,aclr,aset,q);
      parameter LAT WIDTH=1;
      input [LAT WIDTH-1:0]data;
      input gate,aclr,aset;
      output reg [LAT_WIDTH-1:0] q;
      always @(*) begin
      if(aclr)
      q<=0;
      else begin
      if(aset)
      q<=1;
      else if(gate)
      q<=data;
      end
      end
 21
       endmodule
```

```
≡ question3.v X  ≡ question3_tb.v X

1 module q3_tb();
     reg DATA,ACLR,ASET,GATE;
     wire Q;
     integer i;
     q3 DUT (.data(DATA),.gate(GATE),.aclr(ACLR),.aset(ASET),.q(Q));
     initial begin
 11 for(i=0;i<10;i=i+1) begin
 12 DATA=$random;
 13 ACLR=$random;
 14 ASET=\$random;
 15 GATE=$random;
     end
     $stop;
     end
     $monitor(" Data=%b \tclear=%b\tset=%b\tgate(enable)=%b\tQ=%b",DATA,ACLR,ASET,GATE,Q);
     endmodule
```

Figure (9): Verilog code

Figure (10): testbench code

→ Figure (8&9&10) shows the waveform and codes for question3 .Also as shown in figure (10) we use the randomized values for inputs to detect the output of the D latch.

Q41

```
≡ tff.v

■ dff.v

                            X
                                  ■ parameterized_ff.v
                                                             ≣ tff.v
                                                                              ≡ dff.v
                                                                                               ≡ parameterized_ff.v
                                                                         X
Assignment_3 > q4 > \ \ dff.v
                                                             Assignment_3 > q4 > \equiv tff.v
       module dff(d,clk,rst n,q,qbar);
                                                                    module tff(t,clk,rst_n,q,qbar);
       input d,clk,rst n;
                                                                    input t,clk,rst n;
       output reg q;
                                                                    output reg q;
       output qbar;
                                                                    output qbar;
       always @(posedge clk or negedge rst_n) begin
                                                                    always @(posedge clk or negedge rst_n) begin
       if(~rst n)
                                                                    if(~rst n)
       q<=0;
                                                                    q<=0;
       else
                                                                    else if(t)
       q<=d;
                                                                    q<=~q;
                                                              13
       end
                                                                    end
 15
       assign qbar=~q;
                                                                    assign qbar=~q;
       endmodule
                                                                    endmodule
```

Figure (11): D flipflop code

Figure (12): T flipflop code

```
≡ tff.v
                 ■ dff.v
                                  ≡ parameterized_ff.v ×

    test1_tb.v

    test2_tb

Assignment_3 > q4 > ≡ parameterized_ff.v
       module para_ff(d,clk,rst_n,q,qbar);
       parameter FF TYPE="DFF";
       input d,clk,rst n;
       output q,qbar;
       generate
           case(FF_TYPE)
           "DFF": dff f1(.d(d),.clk(clk),.rst_n(rst_n),.q(q),.qbar(qbar));
           "TFF": tff f2(.t(d),.clk(clk),.rst_n(rst_n),.q(q),.qbar(qbar));
           endcase
 15
       endgenerate
       endmodule
```

Figure (13): parameterized flip flop code

```
≣ tff.v
               ≡ dff.v
                                                     ≣ test1_tb.v X
                                                                                                                    Gene
      module test1_tb();
      parameter N1="DFF";
      reg D,CLK,RST_N;
      wire Q,QBAR;
      wire q_expected,qbar_expected;
      integer i;
      para_{ff} \ \#(.FF\_TYPE(N1)) \ \ DUT1 \ (.d(D),.clk(CLK),.rst\_n(RST\_N),.q(Q),.qbar(QBAR));
      dff DUT2 (.d(D),.clk(CLK),.rst_n(RST_N),.q(q_expected),.qbar(qbar_expected));
      initial begin
      CLK=0;
      forever
      #25 CLK=~CLK;
      initial begin
      RST N=0;
      D=0;
      #50;
      RST_N=1;
      for(i=0;i<10;i=i+1) begin
      @(negedge CLK);
      D=$random;
      if(Q!=q_expected||QBAR!=qbar_expected) begin
      $display("Error,this design is incorrect!!");
      end
      end
 30
      $monitor("D=%b\treset=%b\tQ=%b\tQ_expected=%b\tQbar_expected=%b",D,RST_N,Q,q_expected,QBAR,qbar_expected);
      end module \\
```

Figure (14): first testbench for the first design (DFF)




Figure (15): waveform for the first testbench

```
VSIM 96> run -all
# D=0 reset=0 Q=0
                       Q expected=0 Qbar=1 Qbar expected=1
                       Q_expected=0 Qbar=1 Qbar_expected=1
# D=0 reset=1 Q=0
                       Q expected=0 Qbar=1 Qbar expected=1
# D=1
       reset=1 Q=0
# D=1
       reset=1 Q=1
                       Q expected=1 Qbar=0 Qbar expected=0
                       Q expected=1 Qbar=0 Qbar expected=0
# D=0
      reset=1 Q=1
# D=0 reset=1 Q=0
                       Q expected=0 Qbar=1 Qbar expected=1
                       Q expected=0 Qbar=1 Qbar expected=1
# D=1 reset=1 Q=0
# D=1
       reset=1 Q=1
                       Q expected=1 Qbar=0 Qbar expected=0
# ** Note: $stop
                   : D:/VS code/Verilog codes/Assignment 3/q4/test1 tb.v(40)
    Time: 500 ns Iteration: 1 Instance: /test1 tb
# Break in Module test1 tb at D:/VS code/Verilog codes/Assignment 3/q4/test1 tb.v line 40
```

Figure (16): transcript for the first design using DFF

```
≡ tff.v
               ≡ dff.v
                               ≡ parameterized_ff.v

    test1_tb.v

                                                                     ≡ test2_tb.v X
                                                                                                                     Assignment_3 > q4 > ≡ test2_tb.v
      module test2 tb();
      parameter N2="TFF";
     reg D,CLK,RST_N;
     wire Q,QBAR;
      wire q_expected,qbar_expected;
      integer i;
      para_{ff} \ \#(.FF\_TYPE(N2)) \ \ DUT3 \ (.d(D),.clk(CLK),.rst\_n(RST\_N),.q(Q),.qbar(QBAR));
      tff DUT4 (.t(D),.clk(CLK),.rst_n(RST_N),.q(q_expected),.qbar(qbar_expected));
      initial begin
      CLK=0;
      forever
      #25 CLK=~CLK;
      end
      initial begin
      RST N=0;
      D=0;
      #50;
      RST N=1;
      for(i=0;i<10;i=i+1) begin
      @(negedge CLK);
      D=$random;
      if(Q!=q_expected||QBAR!=qbar_expected) begin
      $display("Error,this design is incorrect!!");
      $stop;
      end
      end
 30
      $stop;
      $monitor("T=%b\treset=%b\tQ=%b\tQ) expected=%b\tQbar=%b\tQbar=%b\tQbar=%b\tQbar=%b\tQbar=%b\tQbar=%b\tq.
      endmodule
```

Figure (17): second testbench for the second design (TFF)




Figure (18): waveform for the second design

```
VSIM 102> run -all
# T=0 reset=0 Q=0
                     Q expected=0 Qbar=1 Qbar expected=1
      reset=1 Q=0
# T=0
                     Q_expected=0 Qbar=1 Qbar_expected=1
 T=1
       reset=1 Q=0
                      Q_expected=0 Qbar=1 Qbar_expected=1
# T=1
       reset=1 Q=1
                      Q_expected=1 Qbar=0 Qbar_expected=0
# T=1
      reset=1 Q=0
                     Q_expected=0 Qbar=1 Qbar_expected=1
      reset=1 Q=1
                      Q_expected=1 Qbar=0 Qbar_expected=0
# T=1
                      Q_expected=0 Qbar=1 Qbar_expected=1
 T=1
       reset=1 Q=0
                     Q_expected=1 Qbar=0 Qbar_expected=0
 T=1 reset=1 Q=1
      reset=1 Q=0
                      Q_expected=0 Qbar=1 Qbar_expected=1
# T=1
 T=0
       reset=1 Q=0
                       Q_expected=0 Qbar=1 Qbar_expected=1
 T=1
      reset=1 O=0
                      Q_expected=0 Qbar=1 Qbar_expected=1
 T=1
      reset=1 Q=1
                       Q_expected=1 Qbar=0 Qbar_expected=0
                 : D:/VS_code/Verilog codes/Assignment_3/q4/test2_tb.v(40)
 ** Note: $stop
    Time: 500 ns Iteration: 1 Instance: /test2_tb
# Break in Module test2 tb at D:/VS code/Verilog codes/Assignment 3/q4/test2 tb.v line 40
```

Figure (19): transcript for the second design

- → As shown in the figures (14 & 17) "two testbenches" we use the randomization method but with self checking as we test our designs using two golden references (DFF & TFF).
- → Moreover, the figures(16 & 19) "two transcript" verify that our designs operate well due to the equality between the out\_dut(Q) and the expected output from the golden reference design (Q expected).

Q5]

```
≡ dff.v

    question5.v

≡ question5_tb.v X

              ■ question5.v X ■ question5_tb.v
Ξ dff.v
                                                                          Assignment_3 > q5 > ≡ question5_tb.v
Assignment_3 > q5 > ≡ question5.v
                                                                                 module counter tb();
      module counter (RST N,CLK,out);
                                                                                 reg reset, clk;
                                                                                 wire [3:0] out_dut;
      input RST N,CLK;
      output [3:0] out;
                                                                                 counter DUT(.RST N(reset),.CLK(clk),.out(out dut));
      wire w1,w2,w3;
                                                                                 initial begin
                                                                                 clk=0;
      dff f1(.d(out[0]),.clk(CLK),.rst n(RST N),.q(w1),.qbar(out[0]));
                                                                                 forever
                                                                                 #25 clk=~clk;
                                                                                 end
      dff f2(.d(out[1]),.clk(w1),.rst_n(RST_N),.q(w2),.qbar(out[1]));
                                                                           13
                                                                                 initial begin
      dff f3(.d(out[2]),.clk(w2),.rst n(RST_N),.q(w3),.qbar(out[2]));
                                                                                 reset=0;
                                                                                                 // #50 mean one clock cycle (to reset the counter)
                                                                                 #50:
                                                                                 reset=1;
      dff f4(.d(out[3]),.clk(w3),.rst n(RST N),.q(),.qbar(out[3]));
                                                                                 #1000;
                                                                                                  // #1000 mean 20 clock cycles
                                                                                 $stop;
                                                                                 end
      endmodule
                                                                                 initial
 17
                                                                                 $monitor(" reset=%b \t out_dut=%b ",reset,out_dut);
                                                                                 endmodule
                     Figure (20): design code
```

Figure (21): testbench code




Figure (22): do file

```
QuestaSim> do main.do
  ** Warning: (vlib-34) Library already exists at "work".
Errors: 0, Warnings: 1
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
Start time: 05:45:34 on Jul 20,2023
vlog -reportprogress 300 question5.v question5_tb.v
  -- Compiling module counter
-- Compiling module counter_tb
  Top level modules:
  counter_tb
End time: 05:45:34 on Jul 20,2023, Elapsed time: 0:00:00
  Errors: 0, Warnings: 0
vsim -voptargs="+acc" work.counter_tb
  ** Note: (vsim-3813) Design is being optimized due to module recompilation...
  Loading work.counter_tb(fast)
Loading work.counter(fast)
   Loading work.dff(fast)
  Loading work.dff(fast_
reset=0 out_dut=1111
reset=1 out_dut=1111
                  out_dut=0000
    reset=1
                  out_dut=0001
    reset=1
    reset=1
                  out_dut=0010
                  out_dut=0011
    reset=1
                   out_dut=0100
    reset=1
                  out_dut=0101
    reset=1
                  out_dut=0110
    reset=1
                  out_dut=0111
                  out_dut=1000
out_dut=1001
    reset=1
    reset=1
                  out_dut=1010
                   out_dut=1011
    reset=1
    reset=1
                   out_dut=1100
                  out_dut=1101
out_dut=1110
    reset=1
    reset=1
                   out_dut=1111
                   out_dut=0000
    reset=1
    reset=1
                   out_dut=0001
                   out_dut=0010
out_dut=0011
    reset=1
   ** Note: $stop : question5_tb.v(19)
Time: 1050 ns Iteration: 0 Instance: /counter_tb
  Break in Module counter_tb at question5_tb.v line 19
```

Figure (23): transcript using do command




Figure (24): waveform

Q6]

```
≡ question6.v X

    question6_tb.v

    question6.v

                                                                                        ≡ question6_tb.v X
Assignment_3 > q6 > ≡ question6.v
                                                                         Assignment_3 > q6 > ≡ question6_tb.v
       module SLE(ALn,ADn,LAT,CLK,EN,SLn,SD,D,Q);
                                                                              module SLE_tb();
        input ALn,ADn,LAT,CLK,EN,SLn,SD,D;
                                                                              reg d,clk,en,aln,adn,sln,sd,lat;
       output reg Q;
                                                                               wire q;
                                                                               integer i;
       always @(posedge CLK or negedge ALn) begin
                                                                               \label{eq:sle_dut} $$ SLE DUT(.D(d),.CLK(clk),.EN(en),.ALn(aln),.ADn(adn),.SLn(sln),.SD(sd),.LAT(lat),.Q(q)); $$ $$
        if(~ALn)
           Q<=~ADn;
                                                                              initial begin
                                                                              clk=0;
        else if(!LAT)
       case({EN,SLn})
                                                                              #25 clk=~clk;
       2'b10:Q<=SD;
       2'b11:Q<=D;
        endcase
                                                                               initial begin
       end
                                                                                   aln=0; adn=0; d=0; en=0; sln=0; sd=0; lat=0;
       always @(*) begin
                                                                                   aln=1;
                                                                               for(i=0;i<10;i=i+1) begin</pre>
        if(LAT) begin
          if(~ALn)
                                                                                   d=$random;
            Q<=~ADn;
                                                                                   adn=$random;
       else begin
                                                                                  en=$random;
        case({CLK,EN,SLn})
                                                                                  sln=$random;
        3'b110:Q<=SD;
                                                                                   sd=$random;
        3'b111:Q<=D;
                                                                                  lat=$random;
       endcase
                                                                         28
                                                                               end
 30
       end
                                                                               $stop;
       end
                                                                               initial
       end
                                                                               $monitor(" D=%b\t enable=%b\t SLn=%b\t SD=%b \t lat=%b\t out_dut=%b",d,en,sln,sd,lat,q);
       endmodule
                                                                              endmodule
```

Figure (25): design verilog code

Figure (26): testbench code

- → The above figures show the design and the testbench where in this case we use randomized input without self checking
- → In addition to that the wave form snippit for this design is shown below "figure (27)"




Figure (27): waveform