

# Assignment 4 Extended

(under supervision of Eng/Karim Wassem)

## Question1






Figure (1) : question1 "part1"

2) **a** For Blocking assignment      For Non-blocking assignment



**b** For Blocking assignment      For Non-blocking assignment



as we see here  
that we add  
clk. because we read ( $x$ ) before  
assign value to it (write)




Figure (2) : question1 "part2"

### Question2]

```
1  module q2_ext(clk,rst,load,load_value,po);
2
3  parameter SHIFT_DIRECTION="LEFT";
4  parameter SHIFT_AMOUNT=1;
5  input clk,rst,load;
6  input [7:0] load_value;
7  output reg [7:0] po;
8
9  always @(posedge clk or posedge rst) begin
10
11      if(rst)
12          po<=0;
13      else if(load)
14          po<=load_value;
15      else begin
16          case(SHIFT_DIRECTION)
17              "LEFT": begin
18                  po<=po<<SHIFT_AMOUNT;
19              end
20              "RIGHT": begin
21                  po<=po>>SHIFT_AMOUNT;
22              end
23          endcase
24      end
25  end
26 end
27
28 endmodule
```

Figure(3) : design code

```

1  module q2_ext_tb1();
2
3  parameter N1="LEFT";
4  parameter N2=1;
5  reg clk,rst,load;
6  reg [7:0] load_value;
7  wire [7:0] po;
8  integer i=0;
9
10 q2_ext #(.SHIFT_DIRECTION(N1),.SHIFT_AMOUNT(N2)) DUT(.clk(clk),.rst(rst),.load(load),.load_value(load_value),.po(po));
11
12 initial begin
13     clk=0;
14     forever
15         #25 clk=~clk;
16 end
17
18 initial begin
19     rst=1;
20     #100;
21     rst=0;
22     for(i=0;i<20;i=i+1) begin
23         load=$random;
24         load_value=$random;
25         #50;
26     end
27
28     $stop;
29 end
30
31 endmodule

```

Figure (4) : first testbench with shift left (1 bit)




Figure (5) : waveform snippet for the above test bench (shift left)

```

1  module q2_ext_tb2();
2
3  parameter N3="RIGHT";
4  parameter N4=2;
5  reg clk,rst,load;
6  reg [7:0] load_value;
7  wire [7:0] po;
8  integer i=0;
9
10 q2_ext #(.SHIFT_DIRECTION(N3),.SHIFT_AMOUNT(N4)) DUT(.clk(clk),.rst(rst),.load(load),.load_value(load_value),.po(po));
11
12 initial begin
13     clk=0;
14     forever
15         #25 clk=~clk;
16 end
17
18 initial begin
19     rst=1;
20     #100;
21     rst=0;
22     for(i=0;i<20;i=i+1) begin
23         load=$random;
24         load_value=$random;
25         #50;
26     end
27
28     $stop;
29 end
30
31 endmodule

```

Figure (6) : second testbench with shift right (2 bits)



Msgs

1h0

1h1

1hx

8hxx

8h00

32d0

0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

53

00

63

8d

12

0d

03

8c

c6

aa

77

1d

07

01

00

65

0a

02

00

53

Figure (7) : waveform snippet for the above test bench (shift right)

### Question3]

```

1  module q3_ext(clk,rst,gray_out);
2
3  input clk,rst;
4
5  output [1:0] gray_out;
6
7  reg [1:0] bin_out;
8
9  always @(posedge clk or posedge rst) begin
10
11      if(rst)
12          bin_out<=0;
13      else
14          bin_out<=bin_out+1;
15
16  end
17
18  assign gray_out[0]=^bin_out;
19
20  assign gray_out[1]=bin_out[1];
21
22  endmodule

```

Figure (8) : design code

```

1  module q3_ext_tb();
2
3  reg clk,rst;
4  wire [1:0] gray_out;
5
6  q3_ext DUT(.clk(clk),.rst(rst),.gray_out(gray_out));
7
8  initial begin
9      clk=0;
10     forever
11         #25 clk=~clk;
12 end
13
14 initial begin
15
16     rst=1;
17     #100;
18     rst=0;
19     #500;
20     $stop;
21 end
22
23 initial
24     $monitor("the gray_counter =%b",gray_out);
25
26
27 endmodule

```

Figure (9) : testbench code




Figure (10) : waveform snippet