Assignment_4

(under supervision of Eng/ Karim Waseem)

Question1]

```
design.v
                           testbench.v
∢▶
      module q1(clk,sset,sclr,aset,aclr,enable,load,shiftin,data,load avalue,load svalue,q,shiftout);
      parameter SHIFT WIDTH=8;
      parameter SHIFT DIRECTION="LEFT";
      input clk,sset,sclr,aset,aclr,enable,load,shiftin;
      input [SHIFT WIDTH-1:0] data,load avalue,load svalue;
      output reg shiftout;
      output [SHIFT WIDTH-1:0] q;
      reg [SHIFT WIDTH-1:0] temp;
      always @(posedge clk or posedge aset or posedge aclr) begin
          if(aclr) begin
          temp<=0;
          shiftout<=0;
          else if(aset)
          temp<=load avalue;
          else if(enable) begin
              if(sclr) begin
                   temp<=0;
                   shiftout<=0;
              end
          else if(sset)
              temp<=load svalue;
          else if(load)
          temp<=data;
          else begin
              case(SHIFT DIRECTION)
                   temp<={q[SHIFT_WIDTH-2:0],shiftin};</pre>
                   shiftout<=temp[SHIFT WIDTH-1];</pre>
              end
                   temp<={shiftin,q[SHIFT_WIDTH-1:1]};</pre>
                   shiftout<=temp[0];</pre>
              endcase
          end
          end
      assign q=temp;
```

Figure (1): design code

```
testbench.v
    module q1 tb();
    parameter N=8;
3 parameter shift="LEFT";
4 reg clk,sset,sclr,aset,aclr,en,load,shiftin;
5 reg [N-1:0] d,load_a,load_s;
6 wire [N-1:0] q;
    wire shiftout;
8 integer i;
    q1 #(.SHIFT_WIDTH(N),.SHIFT_DIRECTION(shift))DUT(.clk(clk),.sset(sset),.sclr(sclr),.aset(aset),.aclr(aclr),.load(load),.enable(en),.data(d),.q(
12 initial begin
13 clk=0;
15 #25 clk=~clk;
18 initial begin
    aclr=1; sclr=0; en=0;
21 aclr=0; sclr=1; en=1;
23 aclr=0; sclr=0; en=1;
24 for(i=0;i<20;i=i+1) begin
25 @(negedge clk);
26    sset=$random;
27 aset=\mathbb{random};
28 load=$random;
29 shiftin=$random;
30 d=$random;
31 load a=$random;
32 load s=$random;
    $monitor("sset=%b\t aset=%b\t load=%b\t shiftin=%b\t data=%b\t load avalue=%b\t load svalue=%b\t output(q)=%b\t shiftout=%b\t",sset,aset,load,s
```

Figure (2): testbench code




Figure (3): waveform snippet

```
module q2(clk,set,out);
        Question2]
                                               input clk,set;
                                               output reg [3:0] out;
    dofile
                                               always @(posedge clk or negedge set) begin
          View
File
    Edit
                                                   if(!set)
                                                       out<=4'b1111;
vlib work
                                                   else
vlog design.v dff.v golden ref.v testbench.v
                                         11
                                                       out<=out+1;
vsim -voptargs=+acc work.q2_tb
                                         12
add wave *
run -all
                                         15
```

Figure (5): Do file Figure (4): design code




Figure (6): waveform

```
module q2 tb();
reg clk,set,reset;
wire [3:0] out dut;
wire [3:0] out_ref;
integer i=0;
q2 DUT (.clk(clk),.set(set),.out(out_dut));
counter REF (.RST_N(reset),.CLK(clk),.out(out_ref));
    clk=0;
    forever
    #25 clk=~clk;
end
initial begin
    set=0;
             reset=0;
             reset=1;
        #100;
   for(i=0;i<20;i=i+1) begin
     @(negedge clk);
     if(out_dut!==out_ref) begin
        $display("Error, this design is incorrect!!");
    end
     $stop;
$monitor("reset=%b\tset=%b\tout refrence=%b\t out dut=%b",reset,set,out ref,out dut);
```

Figure (7): testbench code

```
module dff(d,clk,rst_n,q,qbar);
module counter (RST N,CLK,out);
                                                                      input d,clk,rst n;
input RST N,CLK;
                                                                     output reg q;
output [3:0] out;
                                                                     output qbar;
wire w1,w2,w3,w4;
                                                                     always @(posedge clk or negedge rst_n) begin
dff f1(.d(out[0]),.clk(CLK),.rst_n(RST_N),.q(w1),.qbar(out[0]));
                                                                     if(~rst_n)
dff f2(.d(out[1]),.clk(w1),.rst_n(RST_N),.q(w2),.qbar(out[1]));
                                                                     q<=0;
                                                                     else
                                                                     q<=d;
dff f3(.d(out[2]),.clk(w2),.rst_n(RST_N),.q(w3),.qbar(out[2]));
dff f4(.d(out[3]),.clk(w3),.rst_n(RST_N),.q(w4),.qbar(out[3]));
                                                                     assign qbar=~q;
```

Figure (8): golden reference design

Figure (9): D flip flop code used by golden reference design

Question3]


```
module q3(clk,set,out,div_2,div_4);
input clk,set;
output reg [3:0] out;
output div_2,div_4;

always @(posedge clk or negedge set) begin

if(!set)
out<=4'b1111;
else
out<=out+1;

assign div_2=out[0];  // as the period of out[0] is double the period of the input clock
assign div_4=out[1];  // as the period of out[1] is four times the period of the input clock
endmodule</pre>
```

Figure(10): design code



Figure(11): waveform

```
module q3_tb();
reg clk, set;
wire [3:0] count;
wire div 2, div 4;
q3 DUT (.clk(clk),.set(set),.out(count),.div_2(div_2),.div_4(div_4));
initial begin
    clk=0;
    forever
    #25 clk=~clk;
end
initial begin
set=0;
#100;
set=1;
#1000;
$stop;
initial
$monitor("the output counter =%b \t div 2=%b\t div 4=%b",count,div 2,div 4);
```

Figure(12): testbench code

```
Question4]
                 module q4(clk,rst,set,out);
                 input clk,rst,set;
                 output reg [3:0] out;
             6 ▼ always @(posedge clk or posedge rst or posedge set) begin
                     if(rst && set)
             8 🔻
                          out<=4'b0001;
                     else begin
                         out[0]<=out[3];
                         out[1]<=out[3]^out[0];
                         out[2]<=out[1];
                         out[3]<=out[2];
```

Figure (13): design code

```
module q4_tb();
     reg clk,reset,set;
     wire [3:0] out_dut;
     q4 DUT(.clk(clk),.rst(reset),.set(set),.out(out dut));
     initial begin
     c1k=0;
10
     forever
11
     #25 clk=~clk;
12
13
14
     end
15
16 ▼
     initial begin
17
         reset=1; set=1;
18
         #100;
19
         reset=0;
                   set=0;
20
         #1000;
21
     $stop;
22
     end
23
24
     initial
25
     $monitor("the output =%b",out_dut);
26
27
     endmodule
28
```

Figure (14): testbench code




Figure (15): waveform snippet

Question5]

```
module q5(a,b,cin,clk,rst,sum,cout);
    parameter WIDTH =1;
    parameter PIPELINE ENABLE =1;
    parameter USE FULL ADDER =1;
    input [WIDTH-1:0] a,b;
    input cin,clk,rst;
    output [WIDTH-1:0] sum;
    output cout;
    reg [WIDTH-1:0] sum1; // used for the sequential design
    wire [WIDTH-1:0] sum2; // used for pure combinational design
    reg cout1; //used for sequential design
11
                  //used for combinational design
12
    wire cout2;
    generate
    if(PIPELINE ENABLE) begin
        always @(posedge clk) begin
             if(rst) begin
                 sum1<=0;
18
                 cout1<=0;
             end
       else if(USE FULL ADDER) begin
21
             sum1<=a^b^cin;</pre>
22
             cout1<=(a&b)|(cin&(a^b));
           end
       else begin
            sum1<=a^b;
            cout1<=a&b;
       end
28
     end
    end
30 ⊽ else begin
31 V
            if(USE FULL ADDER) begin
32
                   assign sum2=a^b^cin;
                   assign cout2=(a&b)|(cin&(a^b));
               end
35 ▼
          else begin
                assign sum2=a^b;
36
37
                assign cout2=a&b;
           end
39
      end
40
      endgenerate
41
      assign sum=(PIPELINE ENABLE)?sum1:sum2;
      assign cout=(PIPELINE_ENABLE)?cout1:cout2;
42
43
      endmodule
```

Figure (16): design code

```
module q5_tb();
parameter N2=1;
parameter N3=1;
reg [N1-1:0] a,b;
reg clk,rst,cin;
wire [N1-1:0] sum;
wire cout;
integer i=0;
q5 #(.WIDTH(N1),.PIPELINE_ENABLE(N2),.USE_FULL_ADDER(N3)) DUT(.a(a),.b(b),.cin(cin),.clk(clk),.rst(rst),.sum(sum),.cout(cout));
clk=0;
  for(i=0;i<20;i=i+1) begin
    @(negedge clk);
    b=$random;
    cin=$random;
$monitor("a=%b\tb=%b\tcin=%b\tsum=%b\tcout=%b",a,b,cin,sum,cout);
```

Figure(17): testbench code




Figure (18): waveform snippet