{"payload":{"header_redesign_enabled":false,"results":[{"id":"391096744","archived":false,"color":"#b2b7f8","followers":26,"has_funding_file":false,"hl_name":"AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm","hl_trunc_description":"This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":391096744,"name":"32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm","owner_id":64384499,"owner_login":"AhmedAalaaa","updated_at":"2023-07-21T17:51:19.393Z","has_issues":true}},"sponsorable":false,"topics":["fpga","cpp","matlab","tcl","verilog"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAhmedAalaaa%252F32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm/star":{"post":"n9xn4mAufGa7ect2Q6tLRqNpNsPvUeo6i2gK3E7LudTjtiYBHPxTY7eQqLSbhjY0MGdXwmWdu02PxckGdPeCmw"},"/AhmedAalaaa/32-point-FFT-Verilog-design-based-DIT-butterfly-algorithm/unstar":{"post":"RUK7LB0VwKR1Hr9UYBQA83yatBBX1SGfBR02ctKm4g3Mokv-T3AsLmmTHs51r_tBsrOFnyASMalRMgO3WbZpLA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Wup6_LX2WQhvI7cCDFlznALCb8bqdWU0Z7m200H4DCo-d4E2-9hZLVF33I4OhZkbNvjTiAHmjqVkAWJQexT1yg"}}},"title":"Repository search results"}