

Ain Shams University Fuculty of Engineering - CHEP CESS Program Fall 2019



Electronic Design Automation (CSE215)

PROJECT PART (3): PHYSICAL SYNTHESIS

Name: Ahmed Abd Elnasser

ID: 17P8113


Email: <u>aahmed.aabdelnasser@gmail.com</u>

Program: CESS


<u>INTRODU</u>	CTION:		
	of project, we perform to using some Alliance to		L design of


3. PART (3): PHYSICAL SYNTHESIS:

3.1. Floorplanning:



3.2. Placement (ocp):





3.3. Routing:




3.4. Post-Layout Vertification:

3.4.1. Layout-vs-Schematic (cougar):

Netlist comparison is done on two steps; first the netlist is extracted using the **cougar** tool. The original netlist is in **vst** format. We'll have the extracted netlist in **al** format, in order not to overwrite files.

This is followed by netlist comparison using (lvx).


Below is a screenshot of the lvx.out file that confirms that the two Netlists are identical.



3.4.2. Design rule cheching (druc):

```
### Seese ### Se
```

2.5. Symbolic-to-Real Conversion (s2r):



APPENDIX:

Floorplanning (pin_order.ioc) file:

```
LEFT( #IOs from bottom to top
      (IOPIN scanin.0);
      (IOPIN rs.0); )
TOP( #IOs from left to right
      (IOPIN i.0);
      (IOPIN outp.0); )
RIGHT( #IOs from bottom to top
      (IOPIN test.0);
      (IOPIN term.0); )
BOTTOM( #IOs from left to right
      (IOPIN clk.0);
      (IOPIN scanout.0); )
```

Makefile:

```
#-----#
# s for syf
# bm for boom
# bg for boog
# lo for loon
# fb for flatbeh
# sc for scan
# p for floor planning
# nr for nero
# cg for cougar
# drc for druc_core
syf_all:mysr_sa.vbe \
    mysr_sj.vbe \
    mysr_sm.vbe \
    mysr_so.vbe \
    mysr_sr.vbe
    @echo "--->>> all syf done successfully"
boom_all:mysr_sa_bm.vbe \
    mysr_sj_bm.vbe \
    mysr_sm_bm.vbe \
    mysr_so_bm.vbe \
    mysr_sr_bm.vbe
```

```
@echo "--->>> all boom done successfully"
boog_all:mysr_sa_bm_bg.vst \
    mysr sj bm bg.vst \
    mysr_sm_bm_bg.vst \
    mysr_so_bm_bg.vst \
    mysr sr bm bg.vst
    @echo "--->>> all boog done successfully"
loon_all:mysr_sa bm bg lo.vst \
    mysr sj bm bg lo.vst \
    mysr_sm_bm_bg_lo.vst \
    mysr so bm bg lo.vst \
    mysr_sr_bm_bg_lo.vst
    @echo "--->> all loon done successfully"
flatbeh:mysr_sr_bm_bg_lo_fb.vbe
    @echo "--->>> flatbeh and proof done successfully"
scan:mysr_sr_bm_bg_lo_sc.vst
    @echo "--->>> scan done successfully"
ocp:mysr_sr_p.ap
    @echo "--->>> placement done successfully"
nero:mysr_sr_bm_bg_lo_sc.ap
    @echo "--->> routing done successfully"
```

```
cougar_lvx:mysr_sr_bm_bg_lo_sc.al
   @echo "--->>> netlist extraction and comparison done
successfully"
drc:druc_core
   @echo "--->>> design rule checker done successfully"
s2r:mysr chip.cif
   @echo "--->> symbolic to real layout
                                            done
successfully"
#----#
#-----#
vhd_to_fsm:
   rename .vhd .fsm *.vhd
   @echo "--->>> renamed"
#----#
mysr_sa.vbe:mysr.fsm
   @echo "--->>> encoding -> a"
   syf -CEV -a mysr mysr_sa > mysr_sa.out
mysr_sj.vbe:mysr.fsm
   @echo "--->>> encoding -> j"
```

```
mysr_sm.vbe:mysr.fsm
    @echo "--->>> encoding -> m"
    syf -CEV -m mysr mysr_sm > mysr_sm.out
mysr so.vbe:mysr.fsm
    @echo "--->>> encoding -> o"
    syf -CEV -o mysr mysr_so > mysr_so.out
mysr sr.vbe:mysr.fsm
    @echo "--->> encoding -> r"
    syf -CEV -r mysr mysr sr > mysr sr.out
#----#
%_bm.vbe:%.vbe
    @echo "--->> boolean minimization -> $* bm"
    boom -V -d 50 $* $* bm > $* bm.out
#----#
%_bg.vst:%.vbe paramfile.lax
    @echo "--->> logical synthesis -> $*_bg"
    boog -x 1 -l paramfile $* $* bg > $* bg.out
#----#
```

syf -CEV -j mysr mysr_sj > mysr_sj.out

```
%_lo.vst:%.vst paramfile.lax
   @echo "--->> netlist optimization -> $* lo"
    loon -x 1 -l paramfile $* $* lo > $* lo.out
#----#
%_bm_bg_lo_fb.vbe:%_bm_bg_lo.vst %.vbe
   @echo "--->> formal checking -> $*"
               flatbeh
$*_bm_bg_lo_fb.out
   proof -d $* $*_bm_bg_lo_fb > $*_proof.out
#----- ac_scapin_registers -----#
ac_scapin_registers:
   cat mysr_sr_bm_bg_lo.vst | grep sff
#----#
%_sc.vst:%.vst scan.path
   @echo "--->> scan path insertion -> $*"
    scapin -VRB $* scan $*_sc > $*_sc.out
#----#
%_p.ap:pin_order.ioc %_bm_bg_lo_sc.vst
```

```
@echo "--->>> placement $*_p.ap"
    MBK IN LO=vst; export MBK IN LO; \
    MBK OUT PH=ap; export MBK OUT PH; \
    ocp -v -ring -ioc pin order $* bm bg lo sc $* p >
$* p.out
placement_graal:
    RDS_TECHO_NAME=./techno/techno-symb.rds; \
    export RDS_TECHNO_NAME; \
    graal -1 mysr sr p
    @echo "--->>> placement_graal done successfully"
#-----#
% bm bg lo_sc.ap:% p.ap % bm bg lo_sc.vst
    @echo "--->> routing $*_bm_bg_lo_sc.ap"
    MBK_IN_LO=vst; export MBK_IN_LO; \
    MBK IN PH=ap; export MBK IN PH; \
    MBK_OUT_PH=ap; export MBK_OUT_PH; \
    nero -V -p $*_p $*_bm_bg_lo_sc $*_bm_bg_lo_sc >
$*_bm_bg_lo_sc_nr.out
routing graal:
    RDS TECHO NAME=./techno/techno-symb.rds; \
    export RDS_TECHNO_NAME; \
    graal -1 mysr sr bm bg lo sc
    @echo "--->>> routing graal done successfully"
```

```
#-----#
%.al:%.ap
    MBK IN PH=ap; export MBK IN PH; \
    MBK OUT LO=al; export MBK OUT LO; \
    RDS_TECHNO_NAME=./techno/techno-035.rds; \
    export RDS TECHNO NAME; \
    cougar -v $* > $* cg.out
    lvx vst al $* $* -f > $*_lvx.out
#----#
druc core:mysr sr bm bg lo sc.ap
    MBK IN PH=ap; export MBK IN PH; \
    RDS_OUT=cif; export RDS_OUT; \
    RDS TECHO NAME=./techno/techno-symb.rds; \
    export RDS TECHNO NAME; \
    druc mysr_sr_bm_bg_lo_sc > mysr_sr_bm_bg_lo_sc_drc.out
#----#
mysr_chip.cif:mysr_sr_bm_bg_lo_sc.ap
    MBK_IN_PH=ap; export MBK_IN_PH; \
    RDS_OUT=cif; export RDS_OUT; \
    RDS TECHNO NAME=./techno/techno-035.rds; \
    export RDS_TECHNO_NAME; \
```