
COMPUTER ARCHITECTURE

LAB ONE

PREPARED BY

AHMED ALY GAMAL EL-DIN EL-GHANNAM

ELECTRONICS AND COMMUNICATIONS - LEVEL 4
ID: 19015292

YAHIA WALID EL-DAKHAKHNY

ELECTRONICS AND COMMUNICATIONS - LEVEL 4
ID: 19016891

MARCH 2024

Contents

1	Introduction	1
2	Register File – Source Code	2
3	Register File – TestBench Code	4
4	Register File – Simulation	8

List of Figures

1	Register File for MIPS Architecture	1
2	Test Case 1: Input Values Assigned	8
3	Test Case 1: Output Values Observed—Read in First Half Cycle and Write in Second Half Cycle	8
4	Test Case 2: Input Values Assigned	9
5	Test Case 2: Output Values Observed—No Change in Value of \$0	9
6	Test Case 3: Input Values Assigned	10
7	Test Case 3: Output Values Observed—No Change in \$12 At Deasserted WrtEN	10

Listings

1	<code>regFile :</code> Used Libraries	2
2	<code>regFile :</code> Entity Definition	2
3	<code>regFile :</code> Architecture Definition—Array Type Definition	2
4	<code>regFile :</code> Architecture Definition—Register File Initial Data Values	3
5	<code>regFile :</code> Architecture Definition—Register File Write Process	3
6	<code>regFile :</code> Architecture Definition—Register File Read Process	4
7	<code>testBench:</code> Libraries and Entity	4
8	<code>testBench:</code> Defined Constants	4
9	<code>testBench:</code> Define <code>regFile :</code> as a Component	5
10	<code>testBench:</code> Defined Signals	5
11	<code>testBench:</code> Port Map	6
12	<code>testBench:</code> Process for Clock	6
13	<code>testBench:</code> Procedure to Change Input Values Inside <code>testCaseProcess</code>	6
14	<code>testBench:</code> Process to Change Inputs According to Test Cases	7

1 Introduction

This report contains a design for a register file according to MIPS architecture as depicted in the lab manual—as shown in figure 1. All code and simulation/screenshots files can be found in the project's [Github repository](#).




Figure 1: Register File for MIPS Architecture

2 Register File – Source Code

```

1 LIBRARY IEEE;
2 USE IEEE.std_logic_1164.all;
3 USE IEEE.numeric_std.all;

```

Code Snippet 1: **regFile:** Used Libraries

```

1 ENTITY regFile IS
2   -- numerical constants are defined using generics (to avoid magic nums)
3   GENERIC(
4     addressBits_GEN : INTEGER := 5; -- 0 -> 31
5     dataLength_GEN  : INTEGER := 32; -- 32-bit data
6     numOfReg_GEN    : INTEGER := 32 -- number of registers = 2 ^
7       addressBits
8   );
9   PORT(
10    -- input signals
11    RsSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNT0 0); --
12      read reg 1
13    RtSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNT0 0); --
14      read reg 2
15    RdSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNT0 0); --
16      write reg
17    DataW_IN  : IN  STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNT0 0); --
18      write this data in Rd
19
20    -- clock + control signals
21    WrtEN     : IN  STD_LOGIC; -- write enable
22    CLK       : IN  STD_LOGIC; -- clock (write on falling and read on
23      rising)
24
25    -- output signals
26    DataRs_OUT : OUT STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNT0 0); --
27      data written in Rs
28    DataRt_OUT : OUT STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNT0 0) --
29      data written in Rd
30  );
31 END regFile;

```

Code Snippet 2: **regFile:** Entity Definition

```

1 ARCHITECTURE regFile_ARCH OF regFile IS
2   -- define a type as a 1D array of numOfReg elements
3   TYPE regFile_TYP IS ARRAY(0 TO (numOfReg_GEN - 1)) OF
4     STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNT0 0);
5   -- define registerFile signal to hold register data as a 1D array of
6     numOfReg register elements
7   SIGNAL registerFile_SIG : regFile_TYP := (

```

Code Snippet 3: **regFile:** Architecture Definition—Array Type Definition

```
1      X"00000000",
2      X"00000001",
3      X"00000002",
4      X"00000003",
5      X"00000004",
6      X"00000005",
7      X"00000006",
8      X"00000007",
9      X"00000008",
10     X"00000009",
11     X"0000000A",
12     X"0000000B",
13     X"0000000C",
14     X"0000000D",
15     X"0000000E",
16     X"0000000F",
17     X"00000010",
18     X"00000011",
19     X"00000012",
20     X"00000013",
21     X"00000014",
22     X"00000015",
23     X"00000016",
24     X"00000017",
25     X"00000018",
26     X"00000019",
27     X"0000001A",
28     X"0000001B",
29     X"0000001C",
30     X"0000001D",
31     X"0000001E",
32     X"0000001F"
```

Code Snippet 4: **regFile:** Architecture Definition—Register File Initial Data Values

```
1  writeProcess: -- write data
2  PROCESS(CLK) IS
3  BEGIN
4      IF (FALLING_EDGE(CLK) AND WrtEN = '1') THEN -- write data in Rd on
5          falling edge && @ WrtEN = 1
6          IF (RdSel_IN /= "00000") THEN -- if destination is NOT reg_zero,
7              write
8              registerFile_SIG(TO_INTEGER(UNSIGNED(RdSel_IN))) <= DataW_IN;
9          END IF;
10     END IF;
11 END PROCESS writeProcess;
```

Code Snippet 5: **regFile:** Architecture Definition—Register File Write Process

```

1  readProcess: -- read data
2  PROCESS IS
3  BEGIN
4      -- read Rs && Rt
5      DataRs_OUT <= registerFile_SIG(TO_INTEGER(UNSIGNED(RsSel_IN)));
6      DataRt_OUT <= registerFile_SIG(TO_INTEGER(UNSIGNED(RtSel_IN)));
7      WAIT FOR 1 ps; -- has to wait to avoid infinite loop warning
8  END PROCESS;

```

Code Snippet 6: **regFile:** Architecture Definition—Register File Read Process

3 Register File – TestBench Code

A simple testbench was designed to test the register file by changing the inputs while monitoring the outputs to check their validity. A total of three test cases were created:

1. Test Case 1: Read $R_s = \$7$ and $R_t = \$8$, write in $R_d = \$7$ a value of X"AAAAAAAA". This test takes 1 clock cycle at asserted write enable. This test's main purpose is to make sure the register file reads and writes successfully in the same clock cycle.
2. Test Case 2: Read $R_s = \$0$ and $R_t = \$9$, write in $R_d = \$0$ a value of X"ABCDDCBA". This test takes 1 clock cycle at asserted write enable. This test's main purpose is to make sure that no data can be written in \$0.
3. Test Case 3: Read $R_s = \$12$ and $R_t = \$0$, write in $R_d = \$12$ a value of X"FFFFFFFF". This test takes 1 clock cycles at deasserted write enable. This test's main purpose is to see that writing does not happen if write enable was deasserted.

```

1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.all;
3  USE IEEE.numeric_std.all;
4
5  -- this is a testbench for the 32x32-bit register file for a 32-bit MIPS
   microprocessor defined in regFile.vhd
6
7  ENTITY testBench IS
8      -- nothing to see here
9  END testBench;

```

Code Snippet 7: **testBench:** Libraries and Entity

```

1  CONSTANT clkPeriod_CON    : TIME      := 100 ps;
2  -- define number of address bits
3  CONSTANT addressBits_CON  : INTEGER   := 5;
4  -- define number of 32-bit data
5  CONSTANT dataLength_CON   : INTEGER   := 32;
6  -- number of registers = 2 ^ addressBits
7  CONSTANT numOfReg_CON     : INTEGER   := 32;

```

Code Snippet 8: **testBench:** Defined Constants


```

1  -- define regFile as a component
2  COMPONENT regFile
3    PORT(
4      -- input ports
5      RsSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0); --
        read reg 1
6      RtSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0); --
        read reg 2
7      RdSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0); --
        write reg
8      DataW_IN  : IN  STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0 0); --
        write this data in Rd
9
10     -- clock && necessary control ports(s)
11     WrtEN      : IN  STD_LOGIC; -- write enable
12     CLK        : IN  STD_LOGIC; -- clock (write on falling and read on
        rising)
13
14     -- output ports
15     DataRs_OUT : OUT STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0 0); --
        data written in Rs
16     DataRt_OUT : OUT STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0 0) --
        data written in Rd
17 );
18 END COMPONENT;

```

Code Snippet 9: **testBench:** Define **regFile:** as a Component

```

1  -- input signals (initialized to avoid 'numeric_std.to_integer:
    metavalue detected' error)
2  SIGNAL RsSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0)
    := (OTHERS => '0');
3  SIGNAL RtSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0)
    := (OTHERS => '0');
4  SIGNAL RdSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0)
    := (OTHERS => '0');
5  SIGNAL DataW_IN_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0 0)
    := (OTHERS => '0');
6  -- control && clk signal
7  SIGNAL WrtEN : STD_LOGIC := '1'; -- WrtEN has to have an initial value
8  SIGNAL CLK   : STD_LOGIC := '1'; -- clk has to have an initial value
9  -- output signals
10 SIGNAL DataRs_OUT_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0
    0) := (OTHERS => '0');
11 SIGNAL DataRt_OUT_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0
    0) := (OTHERS => '0');

```

Code Snippet 10: **testBench:** Defined Signals

```

1 Test1:
2 regFile PORT MAP (
3   RsSel_IN  => RsSel_IN_SIG,
4   RtSel_IN  => RtSel_IN_SIG,
5   RdSel_IN  => RdSel_IN_SIG,
6   DataW_IN  => DataW_IN_SIG,
7   WrtEN     => WrtEN,
8   CLK       => CLK,
9   DataRs_OUT => DataRs_OUT_SIG,
10  DataRt_OUT => DataRt_OUT_SIG
11 );

```

Code Snippet 11: **testBench:** Port Map

```

1 -- testBench process for CLK
2 clkCycleProcess :
3 PROCESS(CLK)
4 BEGIN
5   CLK <= NOT CLK AFTER (clkPeriod_CON / 2);
6 END PROCESS clkCycleProcess;

```

Code Snippet 12: **testBench:** Process for Clock

```

1 -- testBench process for test cases
2 testCaseProcess:
3 PROCESS
4   -- define procedure to set input signals values and wait
5   PROCEDURE regFileInputsTest(
6     CONSTANT RsSel_IN_PROC      : STD_LOGIC_VECTOR((addressBits_CON -
7       1) DOWNTO 0);
8     CONSTANT RtSel_IN_PROC      : STD_LOGIC_VECTOR((addressBits_CON -
9       1) DOWNTO 0);
10    CONSTANT RdSel_IN_PROC      : STD_LOGIC_VECTOR((addressBits_CON -
11      1) DOWNTO 0);
12    CONSTANT DataW_IN_PROC      : STD_LOGIC_VECTOR((dataLength_CON -
13      1) DOWNTO 0);
14    CONSTANT WrtEN_PROC         : STD_LOGIC;
15    CONSTANT testCaseDuration_PROC : TIME
16  ) IS
17  BEGIN
18    -- set inputs by passed values
19    RsSel_IN_SIG <= RsSel_IN_PROC;
20    RtSel_IN_SIG <= RtSel_IN_PROC;
21    RdSel_IN_SIG <= RdSel_IN_PROC;
22    DataW_IN_SIG <= DataW_IN_PROC;
23    WrtEN        <= WrtEN_PROC;
24    -- wait to view results of this test case
25    WAIT FOR testCaseDuration_PROC;
26  END PROCEDURE regFileInputsTest;
27 BEGIN

```

Code Snippet 13: **testBench:** Procedure to Change Input Values Inside testCaseProcess

```
1  -- Test case 1:
2  ---- -> read rs && rt && try to write a diff value in rd
3  ---- ->
      Rs=7,Rt=8,Rd=7,DataWrite=X"AAAAAAAA",WrtEN='1',Duration=100ps (1
      clk cycle)
4  regFileInputsTest("00111", "01000", "00111", X"AAAAAAAA", '1',
      clkPeriod_CON);
5  -- Test case 2:
6  ---- -> read $0 as rs and read $9 as rt then try to write some value
      in rs ($0 value should remain 0)
7  ---- ->
      Rs=0,Rt=9,Rd=0,DataWrite=X"ABCDDCBA",WrtEN='1',Duration=100ps (1
      clk cycle)
8  regFileInputsTest("00000", "01001", "00000", X"ABCDDCBA", '1',
      clkPeriod_CON);
9  -- Test case 3:
10 ---- -> read what is in rs and write in rd but WrtEN will be low
11 ---- ->
      Rs=12,Rt=0,Rd=12,DataWrite=X"FFFFFFFF",WrtEN='0',Duration=100ps
      (1 clk cycle)
12 regFileInputsTest("01100", "00000", "01100", X"FFFFFFFF", '0',
      clkPeriod_CON);
13 END PROCESS testCaseProcess;
```

Code Snippet 14: **testBench:** Process to Change Inputs According to Test Cases

[illegible]

9




Figure 6: Test Case 3: Input Values Assigned




Figure 7: Test Case 3: Output Values Observed—No Change in \$12 At Deasserted WrtEN