Computer Architecture Lab One

PREPARED BY

AHMED ALY GAMAL EL-DIN EL-GHANNAM

Electronics and Communications - Level 4 ID: 19015292

YAHIA WALID EL-DAKHAKHNY

Electronics and Communications - Level 4 ID: 19016891

Contents

1	Introduction	1
2	Register File – Source Code	2
3	Register File – TestBench Code	4
4	Register File – Simulation	8

List of Figures

1	Register File for MIPS Architecture
2	Initial Wait Period Before Tests
3	Test Case 1: Input Values Assigned
4	Test Case 1: Output Values Observed
5	Test Case 2: Input Values Assigned
6	Test Case 2: Output Values Observed at Rising Edge of Clock
7	Test Case 2: Output Values Observed at Falling Edge of Clock
8	Test Case 3: Input Values Assigned
9	Test Case 3: Output Values Observed at Rising Edge of Clock
10	Test Case 3: Output Values Observed at Falling Edge of Clock
11	Test Case 4: Output Observed at Falling Edge of Clock

Listings

1	$\operatorname{regFile}:$	Used Libraries	2
2	regFile:	Entity Definition	2
3	regFile:	Architecture Definition—Array Type Definition	2
4	regFile:	Architecture Definition—Register File Initial Data Values	3
5	regFile:	Architecture Definition—Register File Process	3
6	testBench	: Libraries and Entity	4
7	testBench	: Defined Constants	4
8	testBench	: Define regFile: as a Component	5
9	testBench	: Defined Signals	5
10	testBench	: Port Map	6
11	testBench	: Process for Clock	6
12	testBench	: Procedure to Change Input Values Inside testCaseProcess	6
13	testBench	: Process to Change Inputs According to Test Cases	7

1 Introduction

This report contains a design for a register file according to MIPS architecture as depicted in the lab manual—as shown in figure 11. All code and simulation/screenshots files can be found in the project's Github repository.




Figure 1: Register File for MIPS Architecture

2 Register File – Source Code

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
```

Code Snippet 1: regFile: Used Libraries

```
ENTITY regFile IS
1
     -- numerical constants are defined using generics (to avoid magic nums)
2
     GENERIC(
3
       addressBits_GEN : INTEGER := 5;
                                         -- 0 -> 31
4
       dataLength_GEN : INTEGER := 32; -- 32-bit data
5
       numOfReg_GEN
                       : INTEGER := 32 -- number of registers = 2 ^
6
          addressBits
7
     );
     PORT (
8
       -- input signals
9
       RsSel_IN : IN STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNTO 0); --
10
          read reg 1
       RtSel_IN : IN STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNTO 0); --
11
          read reg 2
       RdSel_IN : IN STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNTO 0); --
12
          write reg
                : IN STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNTO 0); --
       DataW IN
13
          write this data in Rd
14
       -- clock + control signals
15
                 : IN STD_LOGIC; -- write enable
16
                 : IN STD_LOGIC; -- clock (write on falling and read on
17
          rising)
18
       -- output signals
19
       DataRs_OUT : OUT STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNTO 0); --
20
          data written in Rs
       DataRt_OUT : OUT STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNTO 0)
21
          data written in Rd
22
     );
23
   END regFile;
24
```

Code Snippet 2: regFile: Entity Definition

```
ARCHITECTURE regFile_ARCH OF regFile IS

-- define a type as a 1D array of numOfReg elements

TYPE regFile_TYP IS ARRAY(0 TO (numOfReg_GEN - 1)) OF

STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNTO 0);
```

Code Snippet 3: regFile: Architecture Definition—Array Type Definition

```
-- define registerFile variable to hold register data as a 1D array
 1
           of numOfReg register elements
 2
        VARIABLE registerFile_VAR : regFile_TYP := (
 3
                   X"00000000",
                   X"00000001"
 4
                   X"00000002",
 5
                   X"00000003",
 6
                   X"00000004"
 7
                   X"00000005",
 8
                   X"00000006"
 9
                   X"00000007",
10
                   X"00000008",
11
                   X"00000009",
12
                   X"0000000A"
13
                   X"0000000B"
14
                   X"0000000C",
15
16
                   X"0000000D"
                   X"0000000E",
17
                   X"0000000F",
18
                   X"00000010"
19
                   X"00000011",
20
21
                   X"00000012"
22
                   X"00000013"
                   X"00000014",
23
                   X"00000015",
24
                   X"00000016",
25
                   X"00000017",
26
                   X"00000018",
27
                   X"00000019"
28
                   X"0000001A",
29
                   X"0000001B",
30
                   X"0000001C"
31
                   X"0000001D"
32
                   X"0000001E"
33
                   X"0000001F"
34
                   );
35
```

Code Snippet 4: regFile: Architecture Definition—Register File Initial Data Values

```
IF (FALLING_EDGE(CLK) AND WrtEN = '1') THEN -- write data in Rd on
1
          falling edge && @ WrtEN = 1
         IF (RdSel_IN /= "00000") THEN -- if destination is NOT reg_zero,
2
            write
           registerFile_VAR(TO_INTEGER(UNSIGNED(RdSel_IN))) := DataW_IN;
3
         END IF;
4
       END IF;
5
6
       -- read Rs && Rt
7
       IF (RISING_EDGE(CLK)) THEN
         DataRs_OUT <= registerFile_VAR(TO_INTEGER(UNSIGNED(RsSel_IN)));</pre>
8
         DataRt_OUT <= registerFile_VAR(TO_INTEGER(UNSIGNED(RtSel_IN)));</pre>
9
10
       END IF;
```

Code Snippet 5: regFile: Architecture Definition—Register File Process

3 Register File – TestBench Code

A simple testbench was designed to test the register file by changing the inputs while monitoring the outputs to check their validity. A total of 4 test cases were created:

- 1. Test Case 1: Read Rs = \$7 and Rt = \$8, write in Rd = \$9 a value of X"AAAAAAAA". This test takes 2 clock cycles at asserted write enable. This test's main purpose is to make sure the register file reads and writes successfully.
- 2. Test Case 2: Read Rs = \$0 and Rt = \$9 (Rd in previous test), write in Rd = \$0 a value of X"ABCDDCBA". This test takes 2 clock cycles at asserted write enable. This test's main purpose is to make sure the value written in \$9 was written successfully and that one cannot write in \$0.
- 3. Test Case 3: Read Rs = \$12 and Rt = \$0 (Rd in previous test), write in Rd = \$12 a value of X"EEEEEEEE". This test takes 2 clock cycles at asserted write enable. This test's main purpose is to make sure the value written in \$0 is still 0 and that one can read in the first half of a clock cycle and write in the second half successfully.
- 4. Test Case 4: Read Rs = \$12 and Rt = \$0 (Rd in previous test), write in Rd = \$12 a value of X"EEEEEEEE". This test takes 2 clock cycles at deasserted write enable. This test's main purpose is to see that writing does not happen if write enable was deasserted.

```
LIBRARY IEEE;
   USE IEEE.std_logic_1164.all;
2
   USE IEEE.numeric_std.all;
3
   USE IEEE.math_real.all;
4
5
   -- this is a testbench for the 32x32-bit register file for a 32-bit MIPS
6
      microprocessor defined in regFile.vhd
7
   ENTITY testBench IS
8
     -- nothing to see here
9
   END testBench;
10
```

Code Snippet 6: testBench: Libraries and Entity

```
-- declare constant clock period
1
                                          := 100 ps;
2
    CONSTANT clkPeriod_CON
    -- define number of address bits
3
    CONSTANT addressBits_CON
4
                                : INTEGER := 5;
    -- define number of 32-bit data
5
    CONSTANT dataLength_CON
6
                               : INTEGER := 32;
7
    -- number of registers = 2 ^ addressBits
    CONSTANT numOfReg_CON
                                : INTEGER := 32;
```

Code Snippet 7: testBench: Defined Constants

```
1
     -- define regFile as a component
2
     COMPONENT regFile
       PORT (
3
       -- input ports
4
       RsSel_IN : IN STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0); --
5
          read reg 1
       RtSel_IN : IN STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0); --
6
          read reg 2
       RdSel IN : IN STD LOGIC VECTOR((addressBits CON - 1) DOWNTO 0); --
7
          write reg
                : IN STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO 0); --
8
          write this data in Rd
9
10
       -- clock && necessary control ports(s)
                 : IN STD_LOGIC; -- write enable
11
       WrtEN
       CLK
                       STD_LOGIC; -- clock (write on falling and read on
12
                 : IN
          rising)
13
       -- output ports
14
       DataRs_OUT : OUT STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO 0); --
15
          data written in Rs
16
       DataRt_OUT : OUT STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO 0)
          data written in Rd
17
     );
     END COMPONENT;
18
```

Code Snippet 8: testBench: Define regFile: as a Component

```
-- input signals
1
     SIGNAL RsSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0);
2
     SIGNAL RtSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0);
3
     SIGNAL RdSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0);
4
     SIGNAL DataW_IN_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO 0);
5
     -- control && clk signal
6
     SIGNAL WrtEN: STD_LOGIC:= '1'; -- WrtEN has to have an initial value
7
     SIGNAL CLK
                  : STD_LOGIC := '0'; -- clk has to have an initial value
8
     -- output signals
9
     SIGNAL DataRs_OUT_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO
10
     SIGNAL DataRt_OUT_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO
11
        0);
```

Code Snippet 9: testBench: Defined Signals

```
-- mapping signals to component ports
1
2
     Test1:
     regFile PORT MAP (
3
4
       RsSel_IN => RsSel_IN_SIG,
       RtSel_IN => RtSel_IN_SIG,
5
6
       RdSel_IN
                => RdSel_IN_SIG,
       DataW_IN
                => DataW_IN_SIG,
       WrtEN
                 => WrtEN,
8
9
       CLK
                 => CLK,
       DataRs_OUT => DataRs_OUT_SIG,
10
       DataRt_OUT => DataRt_OUT_SIG
11
12
     );
```

Code Snippet 10: testBench: Port Map

```
-- testBench process for CLK
clkCycleProcess:
PROCESS(CLK)
BEGIN
CLK <= NOT CLK AFTER (clkPeriod_CON / 2);
END PROCESS clkCycleProcess;
```

Code Snippet 11: testBench: Process for Clock

```
-- testBench process for test cases
2
     testCaseProcess:
     PROCESS
3
       -- define procedure to set input signals values and wait
4
       PROCEDURE regFileInputsTest(
5
6
         CONSTANT RsSel IN PROC
             STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0);
         CONSTANT RtSel_IN_PROC
7
             STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0);
         CONSTANT RdSel_IN_PROC
8
             STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0);
9
         CONSTANT DataW_IN_PROC
             STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO 0);
                                             : STD_LOGIC;
10
         CONSTANT WrtEN_PROC
                                             : TIME
         CONSTANT testCaseDuration_PROC
11
       ) IS
12
       BEGIN
13
         -- set inputs by passed values
14
         RsSel_IN_SIG <= RsSel_IN_PROC;</pre>
15
         RtSel_IN_SIG <= RtSel_IN_PROC;</pre>
16
17
         RdSel_IN_SIG <= RdSel_IN_PROC;</pre>
         DataW_IN_SIG <= DataW_IN_PROC;</pre>
18
                        <= WrtEN PROC;
19
         -- wait to view results of this test case
20
         WAIT FOR testCaseDuration_PROC;
21
22
       END PROCEDURE regFileInputsTest;
```

Code Snippet 12: testBench: Procedure to Change Input Values Inside testCaseProcess

```
BEGIN
1
2
       -- Initial wait duration before doing anything
       WAIT FOR clkPeriod_CON / 4;
3
       -- Test case 1:
4
       ---- -> read rs && rt && try to write a diff value in rd (will not
5
          write successfully until WrtEN is 1)
6
          Rs=7,Rt=8,Rd=9,DataWrite=X"AAAAAAA",WrtEN='1',Duration=200ps (4
          clk cycles)
       regFileInputsTest("00111","01000","01001",X"AAAAAAAA",'1',200 ps);
7
       -- Test case 2:
8
       ---- -> read $0 as rs and read $9 as rt then try to write some value
9
          in rs ($0 value should remain 0)
10
       ---- ->
          Rs=0,Rt=9,Rd=0,DataWrite=X"ABCDDCBA",WrtEN='1',Duration=200ps (4
          clk cycles)
       regFileInputsTest("00000","01001","000000",X"ABCDDCBA",'1',200 ps);
11
       -- Test case 3:
12
       ---- -> read what is in rs and write in rd (first clock cycle should
13
          show read and second should show write)
       ---- ->
14
          Rs=12,Rt=0,Rd=12,DataWrite=X"EEEEEEEE",WrtEN='1',Duration=200ps
          (4 clk cycles)
       regFileInputsTest("01100","00000","01100",X"EEEEEEEEE",'1',200 ps);
15
       -- Test case 4:
16
       ---- -> repeat test case 3 but WrtEN will be low
17
18
          Rs=12,Rt=0,Rd=12,DataWrite=X"FFFFFFFF",WrtEN='0',Duration=200ps
          (4 clk cycles)
       regFileInputsTest("01100","00000","01100",X"FFFFFFFF",'0',200 ps);
19
     END PROCESS testCaseProcess;
20
```

Code Snippet 13: testBench: Process to Change Inputs According to Test Cases

4 Register File – Simulation

The following simulation results were produced on Intel's ModelSim. The aforementioned test cases were used to produce this output.




Figure 2: Initial Wait Period Before Tests




Figure 3: Test Case 1: Input Values Assigned




Figure 4: Test Case 1: Output Values Observed




Figure 5: Test Case 2: Input Values Assigned




Figure 6: Test Case 2: Output Values Observed at Rising Edge of Clock




Figure 7: Test Case 2: Output Values Observed at Falling Edge of Clock




Figure 8: Test Case 3: Input Values Assigned




Figure 9: Test Case 3: Output Values Observed at Rising Edge of Clock




Figure 10: Test Case 3: Output Values Observed at Falling Edge of Clock




Figure 11: Test Case 4: Output Observed at Falling Edge of Clock