Computer Architecture Lab One

PREPARED BY

AHMED ALY GAMAL EL-DIN EL-GHANNAM

Electronics and Communications - Level 4 ID: 19015292

YAHIA WALID EL-DAKHAKHNY

Electronics and Communications - Level 4 ID: 19016891

Contents

1	Introduction	1
2	Register File – Source Code	2
3	Register File – TestBench Code	4
4	Register File – Simulation	8

List of Figures

1	Register File for MIPS Architecture	1
2	Test Case 1: Input Values Assigned	8
3	Test Case 1: Output Values Observed—Read in First Half Cycle and Write in	
	Second Half Cycle	8
4	Test Case 2: Input Values Assigned	9
5	Test Case 2: Output Values Observed—No Change in Value of \$0	9
6	Test Case 3: Input Values Assigned	0
7	Test Case 3: Output Values Observed—No Change in \$12 At Deasserted WrtEN 1	0

Listings

1	$\operatorname{regFile}:$	Used Libraries	2
2	regFile:	Entity Definition	2
3	regFile:	Architecture Definition—Array Type Definition	2
4	regFile:	Architecture Definition—Register File Initial Data Values	3
5	regFile:	Architecture Definition—Register File Write Process	3
6	regFile:	Architecture Definition—Register File Read Process	4
7	testBench	: Libraries and Entity	4
8	testBench	: Defined Constants	4
9	testBench	: Define regFile: as a Component	5
10	testBench	: Defined Signals	5
11	testBench	: Port Map	6
12	testBench	: Process for Clock	6
13	testBench	: Procedure to Change Input Values Inside testCaseProcess	6
14	testBench	: Process to Change Inputs According to Test Cases	7

1 Introduction

This report contains a design for a register file according to MIPS architecture as depicted in the lab manual—as shown in figure 1. All code and simulation/screenshots files can be found in the project's Github repository.




Figure 1: Register File for MIPS Architecture

2 Register File – Source Code

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.all;
```

Code Snippet 1: regFile: Used Libraries

```
ENTITY regFile IS
1
     -- numerical constants are defined using generics (to avoid magic nums)
2
     GENERIC(
3
       addressBits_GEN : INTEGER := 5;
                                         -- 0 -> 31
4
       dataLength_GEN : INTEGER := 32; -- 32-bit data
5
       numOfReg_GEN
                       : INTEGER := 32 -- number of registers = 2 ^
6
          addressBits
7
     );
     PORT (
8
       -- input signals
9
       RsSel_IN : IN STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNTO 0); --
10
          read reg 1
       RtSel_IN : IN STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNTO 0); --
11
          read reg 2
       RdSel_IN : IN STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNTO 0); --
12
          write reg
                : IN STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNTO 0); --
       DataW IN
13
          write this data in Rd
14
       -- clock + control signals
15
                 : IN STD_LOGIC; -- write enable
16
                 : IN STD_LOGIC; -- clock (write on falling and read on
17
          rising)
18
       -- output signals
19
       DataRs_OUT : OUT STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNTO 0); --
20
          data written in Rs
       DataRt_OUT : OUT STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNTO 0)
21
          data written in Rd
22
     );
23
   END regFile;
24
```

Code Snippet 2: regFile: Entity Definition

```
ARCHITECTURE regFile_ARCH OF regFile IS

-- define a type as a 1D array of numOfReg elements

TYPE regFile_TYP IS ARRAY(0 TO (numOfReg_GEN - 1)) OF

STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNTO 0);

-- define registerFile signal to hold register data as a 1D array of numOfReg register elements

SIGNAL registerFile_SIG : regFile_TYP := (
```

Code Snippet 3: regFile: Architecture Definition—Array Type Definition

```
X"00000000",
 1
                   X"00000001",
 2
                   X"00000002"
 3
                   X"00000003"
 4
                   X"00000004"
 5
                   X"00000005",
 6
                   X"00000006",
 7
                   X"00000007",
 8
                   X"00000008",
 9
                   X"00000009"
10
                   X"0000000A",
11
                   X"0000000B",
12
                   X"0000000C",
13
                   X"0000000D"
14
                   X"0000000E"
15
                   X"0000000F",
16
17
                   X"00000010"
                   X"00000011",
18
                   X"00000012"
19
20
                   X"00000013"
                   X"00000014",
21
22
                   X"00000015"
                   X"00000016",
23
24
                   X"00000017"
                   X"00000018"
25
                   X"00000019",
26
27
                   X"0000001A"
                   X"0000001B",
28
29
                   X"0000001C"
                   X"0000001D",
30
                   X"0000001E"
31
                   X"0000001F"
32
```

Code Snippet 4: regFile: Architecture Definition—Register File Initial Data Values

```
writeProcess: -- write data
1
2
    PROCESS(CLK) IS
    BEGIN
3
      IF (FALLING_EDGE(CLK) AND WrtEN = '1') THEN -- write data in Rd on
4
          falling edge && @ WrtEN = 1
        IF (RdSel_IN /= "00000") THEN -- if destination is NOT reg_zero,
5
          registerFile_SIG(TO_INTEGER(UNSIGNED(RdSel_IN))) <= DataW_IN;</pre>
6
7
        END IF;
8
      END IF;
    END PROCESS writeProcess;
```

Code Snippet 5: regFile: Architecture Definition—Register File Write Process

```
readProcess: -- read data
PROCESS IS
BEGIN
-- read Rs && Rt
DataRs_OUT <= registerFile_SIG(TO_INTEGER(UNSIGNED(RsSel_IN)));
DataRt_OUT <= registerFile_SIG(TO_INTEGER(UNSIGNED(RtSel_IN)));
WAIT FOR 1 ps; -- has to wait to avoid infinite loop warning
END PROCESS;</pre>
```

Code Snippet 6: regFile: Architecture Definition—Register File Read Process

3 Register File – TestBench Code

A simple testbench was designed to test the register file by changing the inputs while monitoring the outputs to check their validity. A total of three test cases were created:

- 1. Test Case 1: Read Rs = \$7 and Rt = \$8, write in Rd = \$7 a value of X"AAAAAAA". This test takes 1 clock cycle at asserted write enable. This test's main purpose is to make sure the register file reads and writes successfully in the same clock cycle.
- 2. Test Case 2: Read Rs = \$0 and Rt = \$9, write in Rd = \$0 a value of X"ABCDDCBA". This test takes 1 clock cycle at asserted write enable. This test's main purpose is to make sure that no data can be written in \$0.
- 3. Test Case 3: Read Rs = \$12 and Rt = \$0, write in Rd = \$12 a value of X"FFFFFFF". This test takes 1 clock cycles at deasserted write enable. This test's main purpose is to see that writing does not happen if write enable was deasserted.

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.numeric_std.all;

-- this is a testbench for the 32x32-bit register file for a 32-bit MIPS microprocessor defined in regFile.vhd

ENTITY testBench IS
-- nothing to see here
END testBench;
```

Code Snippet 7: testBench: Libraries and Entity

```
CONSTANT clkPeriod_CON
                               : TIME
                                          := 100 ps;
1
    -- define number of address bits
2
3
    CONSTANT addressBits CON
                              : INTEGER := 5;
    -- define number of 32-bit data
4
    CONSTANT dataLength_CON
                              : INTEGER := 32;
5
    -- number of registers = 2 ^ addressBits
6
                               : INTEGER := 32;
    CONSTANT numOfReg_CON
```

Code Snippet 8: testBench: Defined Constants

```
-- define regFile as a component
1
2
     COMPONENT regFile
       PORT (
3
4
       -- input ports
       RsSel_IN : IN STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0); --
5
          read reg 1
       RtSel_IN : IN STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0); --
6
          read reg 2
       RdSel_IN : IN STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0); --
7
          write reg
                : IN STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO 0); --
8
          write this data in Rd
9
10
       -- clock && necessary control ports(s)
                 : IN STD_LOGIC; -- write enable
11
       WrtEN
       CLK
                       STD_LOGIC; -- clock (write on falling and read on
12
                 : IN
          rising)
13
       -- output ports
14
       DataRs_OUT : OUT STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO 0); --
15
          data written in Rs
16
       DataRt_OUT : OUT STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO 0)
          data written in Rd
17
     );
     END COMPONENT;
18
```

Code Snippet 9: testBench: Define regFile: as a Component

```
-- input signals (initialized to avoid 'numeric_std.to_integer:
1
        metavalue detected' error)
     SIGNAL RsSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0)
2
        := (OTHERS => '0');
     SIGNAL RtSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0)
3
        := (OTHERS => '0');
     SIGNAL RdSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0)
4
        := (OTHERS => '0');
     SIGNAL DataW_IN_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO 0)
5
        := (OTHERS => '0');
6
     -- control && clk signal
     SIGNAL WrtEN: STD_LOGIC:= '1'; -- WrtEN has to have an initial value
7
                : STD_LOGIC := '1'; -- clk has to have an initial value
     SIGNAL CLK
8
9
     -- output signals
     SIGNAL DataRs_OUT_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO
10
        0) := (OTHERS => '0');
     SIGNAL DataRt_OUT_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO
11
        0) := (OTHERS => '0');
```

Code Snippet 10: testBench: Defined Signals

```
Test1:
1
2
     regFile PORT MAP (
       RsSel_IN => RsSel_IN_SIG,
3
4
       RtSel_IN => RtSel_IN_SIG,
       RdSel_IN => RdSel_IN_SIG,
5
6
       DataW_IN
                => DataW_IN_SIG,
                 => WrtEN,
7
       WrtEN
       CLK
             => CLK,
8
       DataRs_OUT => DataRs_OUT_SIG,
9
       DataRt_OUT => DataRt_OUT_SIG
10
11
     );
```

Code Snippet 11: testBench: Port Map

```
-- testBench process for CLK
clkCycleProcess:
PROCESS(CLK)
BEGIN
CLK <= NOT CLK AFTER (clkPeriod_CON / 2);
END PROCESS clkCycleProcess;
```

Code Snippet 12: testBench: Process for Clock

```
-- testBench process for test cases
2
     testCaseProcess:
3
     PROCESS
       -- define procedure to set input signals values and wait
4
       PROCEDURE regFileInputsTest(
5
                                    : STD LOGIC VECTOR((addressBits CON -
         CONSTANT RsSel IN PROC
6
             1) DOWNTO 0);
                                       : STD_LOGIC_VECTOR((addressBits_CON -
         CONSTANT RtSel_IN_PROC
            1) DOWNTO 0);
                                       : STD_LOGIC_VECTOR((addressBits_CON -
         CONSTANT RdSel_IN_PROC
8
            1) DOWNTO 0);
         CONSTANT DataW_IN_PROC
                                       : STD_LOGIC_VECTOR((dataLength_CON -
9
            1) DOWNTO 0);
         CONSTANT WrtEN_PROC
                                 : STD_LOGIC;
10
         CONSTANT testCaseDuration_PROC
                                              : TIME
11
       ) IS
12
       BEGIN
13
         -- set inputs by passed values
14
         RsSel IN SIG <= RsSel IN PROC;
15
         RtSel_IN_SIG <= RtSel_IN_PROC;</pre>
16
         RdSel_IN_SIG <= RdSel_IN_PROC;</pre>
17
18
         DataW_IN_SIG <= DataW_IN_PROC;</pre>
                     <= WrtEN PROC;
19
         WrtEN
         -- wait to view results of this test case
20
         WAIT FOR testCaseDuration_PROC;
21
22
       END PROCEDURE regFileInputsTest;
     BEGIN
23
```

Code Snippet 13: testBench: Procedure to Change Input Values Inside testCaseProcess

```
-- Test case 1:
1
2
       ---- -> read rs && rt && try to write a diff value in rd
3
          Rs=7,Rt=8,Rd=7,DataWrite=X"AAAAAAA",WrtEN='1',Duration=100ps (1
          clk cvcle)
       regFileInputsTest("00111", "01000", "00111", X"AAAAAAAA", '1',
4
          clkPeriod_CON);
       -- Test case 2:
5
       ---- -> read $0 as rs and read $9 as rt then try to write some value
6
          in rs ($0 value should remain 0)
       ---- ->
7
          Rs=0,Rt=9,Rd=0,DataWrite=X"ABCDDCBA",WrtEN='1',Duration=100ps (1
          clk cycle)
       regFileInputsTest("00000", "01001", "000000", X"ABCDDCBA", '1',
8
          clkPeriod_CON);
       -- Test case 3:
9
       ---- -> read what is in rs and write in rd but WrtEN will be low
10
11
          Rs=12,Rt=0,Rd=12,DataWrite=X"FFFFFFFF",WrtEN='0',Duration=100ps
          (1 clk cycle)
       regFileInputsTest("01100", "00000", "01100", X"FFFFFFFF", '0',
12
          clkPeriod_CON);
     END PROCESS testCaseProcess;
13
```

Code Snippet 14: testBench: Process to Change Inputs According to Test Cases

4 Register File – Simulation

The following simulation results were produced on Intel's ModelSim. The aforementioned test cases were used to produce this output.




Figure 2: Test Case 1: Input Values Assigned




Figure 3: Test Case 1: Output Values Observed—Read in First Half Cycle and Write in Second Half Cycle




Figure 4: Test Case 2: Input Values Assigned




Figure 5: Test Case 2: Output Values Observed—No Change in Value of \$0




Figure 6: Test Case 3: Input Values Assigned




Figure 7: Test Case 3: Output Values Observed—No Change in \$12 At Deasserted WrtEN