

---

# COMPUTER ARCHITECTURE

## LAB ONE

---

PREPARED BY

AHMED ALY GAMAL EL-DIN EL-GHANNAM

*ELECTRONICS AND COMMUNICATIONS - LEVEL 4*  
*ID: 19015292*

YAHIA WALID EL-DAKHAKHNY

*ELECTRONICS AND COMMUNICATIONS - LEVEL 4*  
*ID: 19016891*

MARCH 2024

# Contents

1	Introduction	1
2	Register File – Source Code	2
3	Register File – TestBench Code	4
4	Register File – Simulation	8

## List of Figures

1	Register File for MIPS Architecture . . . . .	1
2	Initial Wait Period Before Tests . . . . .	8
3	Test Case 1: Input Values Assigned . . . . .	8
4	Test Case 1: Output Values Observed . . . . .	9
5	Test Case 2: Input Values Assigned . . . . .	9
6	Test Case 2: Output Values Observed at Rising Edge of Clock . . . . .	10
7	Test Case 2: Output Values Observed at Falling Edge of Clock . . . . .	10
8	Test Case 3: Input Values Assigned . . . . .	11
9	Test Case 3: Output Values Observed at Rising Edge of Clock . . . . .	11
10	Test Case 3: Output Values Observed at Falling Edge of Clock . . . . .	12
11	Test Case 4: Output Observed at Falling Edge of Clock . . . . .	12

# Listings

1	regFile :	Used Libraries . . . . .	2
2	regFile :	Entity Definition . . . . .	2
3	regFile :	Architecture Definition—Array Type Definition . . . . .	2
4	regFile :	Architecture Definition—Register File Initial Data Values . . . . .	3
5	regFile :	Architecture Definition—Register File Process . . . . .	3
6	testBench:	Libraries and Entity . . . . .	4
7	testBench:	Defined Constants . . . . .	4
8	testBench:	Define regFile : as a Component . . . . .	5
9	testBench:	Defined Signals . . . . .	5
10	testBench:	Port Map . . . . .	6
11	testBench:	Process for Clock . . . . .	6
12	testBench:	Procedure to Change Input Values Inside testCaseProcess . . . . .	6
13	testBench:	Process to Change Inputs According to Test Cases . . . . .	7

## 1 Introduction

This report contains a design for a register file according to MIPS architecture as depicted in the lab manual—as shown in figure 11. All code and simulation/screenshots files can be found in the project's [Github repository](#).




Figure 1: Register File for MIPS Architecture

## 2 Register File – Source Code

```

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.NUMERIC_STD.ALL;

```

Code Snippet 1: **regFile:** Used Libraries

```

1 ENTITY regFile IS
2   -- numerical constants are defined using generics (to avoid magic nums)
3   GENERIC(
4     addressBits_GEN : INTEGER := 5;  -- 0 -> 31
5     dataLength_GEN  : INTEGER := 32; -- 32-bit data
6     numOfReg_GEN    : INTEGER := 32  -- number of registers = 2 ^
7       addressBits
8   );
9   PORT(
10    -- input signals
11    RsSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNT0 0); --
12      read reg 1
13    RtSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNT0 0); --
14      read reg 2
15    RdSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_GEN - 1) DOWNT0 0); --
16      write reg
17    DataW_IN  : IN  STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNT0 0); --
18      write this data in Rd
19
20    -- clock + control signals
21    WrtEN     : IN  STD_LOGIC; -- write enable
22    CLK       : IN  STD_LOGIC; -- clock (write on falling and read on
23      rising)
24
25    -- output signals
26    DataRs_OUT : OUT STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNT0 0); --
27      data written in Rs
28    DataRt_OUT : OUT STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNT0 0) --
29      data written in Rd
30  );
31 END regFile;

```

Code Snippet 2: **regFile:** Entity Definition

```

1 ARCHITECTURE regFile_ARCH OF regFile IS
2   -- define a type as a 1D array of numOfReg elements
3   TYPE regFile_TYP IS ARRAY(0 TO (numOfReg_GEN - 1)) OF
4     STD_LOGIC_VECTOR((dataLength_GEN - 1) DOWNT0 0);

```

Code Snippet 3: **regFile:** Architecture Definition—Array Type Definition

```

1  -- define registerFile variable to hold register data as a 1D array
   of numOfReg register elements
2  VARIABLE registerFile_VAR : regFile_TYP := (
3      X"00000000",
4      X"00000001",
5      X"00000002",
6      X"00000003",
7      X"00000004",
8      X"00000005",
9      X"00000006",
10     X"00000007",
11     X"00000008",
12     X"00000009",
13     X"0000000A",
14     X"0000000B",
15     X"0000000C",
16     X"0000000D",
17     X"0000000E",
18     X"0000000F",
19     X"00000010",
20     X"00000011",
21     X"00000012",
22     X"00000013",
23     X"00000014",
24     X"00000015",
25     X"00000016",
26     X"00000017",
27     X"00000018",
28     X"00000019",
29     X"0000001A",
30     X"0000001B",
31     X"0000001C",
32     X"0000001D",
33     X"0000001E",
34     X"0000001F"
35 );

```

Code Snippet 4: **regFile:** Architecture Definition—Register File Initial Data Values

```

1  IF (FALLING_EDGE(CLK) AND WrtEN = '1') THEN -- write data in Rd on
   falling edge && @ WrtEN = 1
2  IF (RdSel_IN /= "00000") THEN -- if destination is NOT reg_zero,
   write
3      registerFile_VAR(TO_INTEGER(UNSIGNED(RdSel_IN))) := DataW_IN;
4  END IF;
5  END IF;
6  -- read Rs && Rt
7  IF (RISING_EDGE(CLK)) THEN
8      DataRs_OUT <= registerFile_VAR(TO_INTEGER(UNSIGNED(RsSel_IN)));
9      DataRt_OUT <= registerFile_VAR(TO_INTEGER(UNSIGNED(RtSel_IN)));
10 END IF;

```

Code Snippet 5: **regFile:** Architecture Definition—Register File Process

### 3 Register File – TestBench Code

A simple testbench was designed to test the register file by changing the inputs while monitoring the outputs to check their validity. A total of 4 test cases were created:

1. Test Case 1: Read  $R_s = \$7$  and  $R_t = \$8$ , write in  $R_d = \$9$  a value of  $X$ ”AAAAAAA”. This test takes 2 clock cycles at asserted write enable. This test’s main purpose is to make sure the register file reads and writes successfully.
2. Test Case 2: Read  $R_s = \$0$  and  $R_t = \$9$  ( $R_d$  in previous test), write in  $R_d = \$0$  a value of  $X$ ”ABCDDCBA”. This test takes 2 clock cycles at asserted write enable. This test’s main purpose is to make sure the value written in  $\$9$  was written successfully and that one cannot write in  $\$0$ .
3. Test Case 3: Read  $R_s = \$12$  and  $R_t = \$0$  ( $R_d$  in previous test), write in  $R_d = \$12$  a value of  $X$ ”EEEEEEEE”. This test takes 2 clock cycles at asserted write enable. This test’s main purpose is to make sure the value written in  $\$0$  is still 0 and that one can read in the first half of a clock cycle and write in the second half successfully.
4. Test Case 4: Read  $R_s = \$12$  and  $R_t = \$0$  ( $R_d$  in previous test), write in  $R_d = \$12$  a value of  $X$ ”EEEEEEEE”. This test takes 2 clock cycles at deasserted write enable. This test’s main purpose is to see that writing does not happen if write enable was deasserted.

```

1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.all;
3  USE IEEE.numeric_std.all;
4  USE IEEE.math_real.all;
5
6  -- this is a testbench for the 32x32-bit register file for a 32-bit MIPS
   microprocessor defined in regFile.vhd
7
8  ENTITY testBench IS
9      -- nothing to see here
10 END testBench;
```

Code Snippet 6: **testBench:** Libraries and Entity

```

1  -- declare constant clock period
2  CONSTANT clkPeriod_CON    : TIME      := 100 ps;
3  -- define number of address bits
4  CONSTANT addressBits_CON  : INTEGER   := 5;
5  -- define number of 32-bit data
6  CONSTANT dataLength_CON   : INTEGER   := 32;
7  -- number of registers = 2 ^ addressBits
8  CONSTANT numOfReg_CON     : INTEGER   := 32;
```

Code Snippet 7: **testBench:** Defined Constants



```

1  -- define regFile as a component
2  COMPONENT regFile
3      PORT(
4          -- input ports
5          RsSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0); --
                        read reg 1
6          RtSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0); --
                        read reg 2
7          RdSel_IN  : IN  STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0); --
                        write reg
8          DataW_IN  : IN  STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0 0); --
                        write this data in Rd
9
10         -- clock && necessary control ports(s)
11         WrtEN      : IN  STD_LOGIC; -- write enable
12         CLK        : IN  STD_LOGIC; -- clock (write on falling and read on
                        rising)
13
14         -- output ports
15         DataRs_OUT : OUT STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0 0); --
                        data written in Rs
16         DataRt_OUT : OUT STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0 0) --
                        data written in Rd
17     );
18 END COMPONENT;

```

Code Snippet 8: **testBench:** Define **regFile:** as a Component

```

1  -- input signals
2  SIGNAL RsSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0);
3  SIGNAL RtSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0);
4  SIGNAL RdSel_IN_SIG : STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNT0 0);
5  SIGNAL DataW_IN_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0 0);
6  -- control && clk signal
7  SIGNAL WrtEN : STD_LOGIC := '1'; -- WrtEN has to have an initial value
8  SIGNAL CLK   : STD_LOGIC := '0'; -- clk has to have an initial value
9  -- output signals
10 SIGNAL DataRs_OUT_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0
    0);
11 SIGNAL DataRt_OUT_SIG : STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNT0
    0);

```

Code Snippet 9: **testBench:** Defined Signals

```

1  -- mapping signals to component ports
2  Test1:
3  regFile PORT MAP (
4      RsSel_IN  => RsSel_IN_SIG,
5      RtSel_IN  => RtSel_IN_SIG,
6      RdSel_IN  => RdSel_IN_SIG,
7      DataW_IN  => DataW_IN_SIG,
8      WrtEN     => WrtEN,
9      CLK       => CLK,
10     DataRs_OUT => DataRs_OUT_SIG,
11     DataRt_OUT => DataRt_OUT_SIG
12 );

```

Code Snippet 10: **testBench:** Port Map

```

1  -- testBench process for CLK
2  clkCycleProcess :
3  PROCESS(CLK)
4  BEGIN
5      CLK <= NOT CLK AFTER (clkPeriod_CON / 2);
6  END PROCESS clkCycleProcess;

```

Code Snippet 11: **testBench:** Process for Clock

```

1  -- testBench process for test cases
2  testCaseProcess:
3  PROCESS
4      -- define procedure to set input signals values and wait
5      PROCEDURE regFileInputsTest(
6          CONSTANT RsSel_IN_PROC          :
7              STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0);
8          CONSTANT RtSel_IN_PROC          :
7              STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0);
8          CONSTANT RdSel_IN_PROC          :
9              STD_LOGIC_VECTOR((addressBits_CON - 1) DOWNTO 0);
9          CONSTANT DataW_IN_PROC          :
10             STD_LOGIC_VECTOR((dataLength_CON - 1) DOWNTO 0);
10         CONSTANT WrtEN_PROC              : STD_LOGIC;
11         CONSTANT testCaseDuration_PROC   : TIME
12     ) IS
13     BEGIN
14         -- set inputs by passed values
15         RsSel_IN_SIG <= RsSel_IN_PROC;
16         RtSel_IN_SIG <= RtSel_IN_PROC;
17         RdSel_IN_SIG <= RdSel_IN_PROC;
18         DataW_IN_SIG <= DataW_IN_PROC;
19         WrtEN        <= WrtEN_PROC;
20         -- wait to view results of this test case
21         WAIT FOR testCaseDuration_PROC;
22     END PROCEDURE regFileInputsTest;

```

Code Snippet 12: **testBench:** Procedure to Change Input Values Inside testCaseProcess

```

1 BEGIN
2   -- Initial wait duration before doing anything
3   WAIT FOR clkPeriod_CON / 4;
4   -- Test case 1:
5   ---- -> read rs && rt && try to write a diff value in rd (will not
        write successfully until WrtEN is 1)
6   ---- ->
        Rs=7,Rt=8,Rd=9,DataWrite=X"AAAAAAAA",WrtEN='1',Duration=200ps (4
        clk cycles)
7   regFileInputsTest("00111","01000","01001",X"AAAAAAAA",'1',200 ps);
8   -- Test case 2:
9   ---- -> read $0 as rs and read $9 as rt then try to write some value
        in rs ($0 value should remain 0)
10  ---- ->
        Rs=0,Rt=9,Rd=0,DataWrite=X"ABCDDCBA",WrtEN='1',Duration=200ps (4
        clk cycles)
11  regFileInputsTest("00000","01001","00000",X"ABCDDCBA",'1',200 ps);
12  -- Test case 3:
13  ---- -> read what is in rs and write in rd (first clock cycle should
        show read and second should show write)
14  ---- ->
        Rs=12,Rt=0,Rd=12,DataWrite=X"EEEEEEEE",WrtEN='1',Duration=200ps
        (4 clk cycles)
15  regFileInputsTest("01100","00000","01100",X"EEEEEEEE",'1',200 ps);
16  -- Test case 4:
17  ---- -> repeat test case 3 but WrtEN will be low
18  ---- ->
        Rs=12,Rt=0,Rd=12,DataWrite=X"FFFFFFFF",WrtEN='0',Duration=200ps
        (4 clk cycles)
19  regFileInputsTest("01100","00000","01100",X"FFFFFFFF",'0',200 ps);
20  END PROCESS testCaseProcess;

```

Code Snippet 13: **testBench:** Process to Change Inputs According to Test Cases

## 4 Register File – Simulation

The following simulation results were produced on [Intel's ModelSim](#). The aforementioned test cases were used to produce this output.




Figure 2: Initial Wait Period Before Tests





Figure 3: Test Case 1: Input Values Assigned






Figure 6: Test Case 2: Output Values Observed at Rising Edge of Clock




Figure 7: Test Case 2: Output Values Observed at Falling Edge of Clock




Figure 8: Test Case 3: Input Values Assigned




Figure 9: Test Case 3: Output Values Observed at Rising Edge of Clock




Figure 10: Test Case 3: Output Values Observed at Falling Edge of Clock




Figure 11: Test Case 4: Output Observed at Falling Edge of Clock