

# Ass\_Syn\_2.0

You have to synthesize **your UART\_TX** files using **Design Compiler shell** and generate **Technology Dependent** gate level netlists in Verilog format using standard cell libraries (typical, worst, best) inside **std\_cells** folder:-

- **scmetro\_tsmc\_cl013g\_rvt\_tt\_1p2v\_25c.db**
- **scmetro\_tsmc\_cl013g\_rvt\_ff\_1p32v\_m40c**
- **scmetro\_tsmc\_cl013g\_rvt\_ss\_1p08v\_125c**

## Required: -

1. Add the following Optimization Constraints in **cons.tcl**: -
  - Clock Frequency with 115.2 KHz
  - Clock uncertainty with 0.25 ns for setup
  - Clock uncertainty with 0.05 ns for hold
  - Clock transition with 0.1 ns
  - Input delays on all input ports except (CLK & RST) with 30% clock period
  - Output delays on all output ports with 30% clock period
  - Add Buffer driving cell for all input ports
  - Add load of 0.5 pf on all output ports
  - Add dont\_touch attribute on CLK port
  - Set operation condition using slow and fast libraries
  - Set wireload model using slow library
2. Check the synthesis log (**syn.log**) is free of (**Errors, Latches, Comb Loops**) and modify your RTL files to fix any issues.
3. Generate the following reports: -
  - 1) Power report using (**report\_power -hierarchy**) command
  - 2) Area report using (**report\_area -hierarchy**) command
  - 3) Setup timing analysis report (**report\_timing -max\_paths 100 -delay\_type max**) command
  - 4) Hold timing analysis report (**report\_timing -max\_paths 100 -delay\_type min**) command
  - 5) Clocks report using (**report\_clock -attributes**) command
  - 6) Constraints report using (**report\_constraint -all\_violators**) command

4. Generate the following Output files: -

- 1) Technology Dependent Gate Level Netlist in Verilog Format
- 2) Technology Dependent Gate Level Netlist in ddc Format
- 3) SDF File
- 4) SDC File

Required: -

A) You have to deliver the following files: -

- 0- Synthesis script >> syn\_script.tcl
- 1- Constraints file >> cons.tcl
- 2- Synthesis log >> syn.log
- 3- Technology Dependent Verilog Netlist >> UART\_TX.v
- 4- Technology Dependent ddc Netlist >> UART\_TX.ddc
- 5- SDC File >> UART\_TX.sdc
- 6- SDF File >> UART\_TX.sdf
- 7- Area report >> Area.rpt
- 8- Power report >> power.rpt
- 9- Hold analysis report >> hold.rpt
- 10- Setup analysis report >> setup.rpt
- 11- Clocks report >> clocks.rpt
- 12- Constraints report >> constraints.rpt