



(CSE111) Logic Design

Sophomore CESS

FALL 2022

Team (20)

Major Task

Name	ID
Ahmed Ehab Mohamed El-Baramony	21P0261
Ahmed Mohamed Mohamed	22P0283
Ahmed Mohamed Hassan El-Henawy	21P0298


Phase (1)

Combinational Circuit

Overview:


ALU (Arithmetic Logical Unit) that have 2 inputs **4-Bit** each
A {**A**₀, **A**₁, **A**₂, **A**₃} & **B** {**B**₀, **B**₁, **B**₂, **B**₃}
that can perform:

- 2 Arithmetic Operations:
 - **A + B** (Addition)
 - **A + 1** (Increment)
- 2 Logical Operations:
 - **A AND B** (Bitwise AND)
 - **A OR B** (Bitwise OR)



Addition:


Addition Operation (A+B)													
C _{In}	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	S ₃	S ₂	S ₁	S ₀	C _{Out}
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	1	0	0	1	0	0
0	0	0	1	0	0	0	1	0	0	1	0	0	0
0	0	0	1	1	0	0	1	1	0	1	1	0	0
0	0	1	0	0	0	1	0	0	1	0	0	0	0
0	0	1	0	1	0	1	0	1	1	0	1	0	0
0	0	1	1	0	0	1	1	0	1	1	0	0	0
0	0	1	1	1	0	1	1	1	1	1	1	0	0
0	1	0	0	0	1	0	0	0	0	0	0	0	1
0	1	0	0	1	1	0	0	1	0	0	1	0	1
0	1	0	1	0	1	0	1	0	0	1	0	0	1
0	1	0	1	1	1	0	1	1	0	1	1	0	1
0	1	1	0	0	1	1	0	0	1	0	0	0	1
0	1	1	0	1	1	1	0	1	1	0	1	0	1
0	1	1	1	0	1	1	1	0	1	1	0	0	1
0	1	1	1	1	1	1	1	1	1	1	1	0	1



In the **Addition Operation** we used a **4-Bit Adder 7483 IC** with a C_{In} = 0

Increment:

Increment By 1									
C _{In}	A ₃	A ₂	A ₁	A ₀	S ₃	S ₂	S ₁	S ₀	C _{Out}
1	0	0	0	0	0	0	0	1	0
1	0	0	0	1	0	0	1	0	0
1	0	0	1	0	0	0	1	1	0
1	0	0	1	1	0	1	0	0	0
1	0	1	0	0	0	1	0	1	0
1	0	1	0	1	0	1	1	0	0
1	0	1	1	0	0	1	1	1	0
1	0	1	1	1	1	0	0	0	0
1	1	0	0	0	1	0	0	1	0
1	1	0	0	1	1	0	1	0	0
1	1	0	1	0	1	0	1	1	0
1	1	0	1	1	1	1	0	0	0
1	1	1	0	0	1	1	0	1	0
1	1	1	0	1	1	1	1	0	0
1	1	1	1	0	1	1	1	1	0
1	1	1	1	1	0	0	0	0	1



In the **Increment Operation** we used a **4-Bit Adder 7483 IC** with a $C_{in} = 1$

Bitwise AND:

Bitwise AND (A AND B)											
A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	S ₃	S ₂	S ₁	S ₀
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1	1	0	1	1
1	1	0	0	1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1	1

In the **Bitwise AND Operation** we used a **7408 IC**

Equations:

$$A_0 \cdot A_0 = S_0$$

$$A_1 \cdot A_1 = S_1$$

$$A_2 \cdot A_2 = S_2$$

$$A_3 \cdot A_3 = S_3$$

Bitwise OR:

Bitwise OR (A OR B)											
A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	S ₃	S ₂	S ₁	S ₀
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1	1	0	1	1
1	1	0	0	1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1	1

In the **Bitwise OR Operation** we used a **7432 IC**

Equations:

$$A_0 + A_0 = S_0$$

$$A_1 + A_1 = S_1$$

$$A_2 + A_2 = S_2$$


$$A_3 + A_3 = S_3$$

Control Truth Table:


Control Truth Table (2)			
Control 0	Control 1	Operation	
0	0	A AND B	AND
1	0	A OR B	OR
0	1	A + B	Sum
1	1	A + 1	Increment

We used a dip switch to control the operations that is displayed on 7-Segment Display using this table.


Logic Circuit (Logisim):




Addition Simulation:




Increment Simulation:





AND Simulation:





OR Simulation:





Hardware Implementation:







ICs Used In Hardware:



7483 (4-Bit Full Adder)






74157 (Quad 2-1 MUX)




7432 (Quad 2-Input OR Gate)



7448 (BCD To 7-Segment Decoder "Common Cathode")



7408 (Quad 2-Input AND)



7408
Quad 2-Input



Phase (2)


Sequential Circuit

Overview:

Sequential circuit with **JK-type flip-flops** and logic gates to count the sequence:

{1, 6, 0, 2, 7, 3, 4, 1}, and repeat; then display it on 7-segment.

State Diagram:



State Table:

	Present state			Next state			F.F inputs					
	A	B	C	A(t+1)	B(t+1)	C(t+1)	J _A	K _A	J _B	K _B	J _C	K _C
0	0	0	0	0	1	0	0	X	1	X	0	X
1	0	0	1	1	1	0	1	X	1	X	X	1
2	0	1	0	1	1	1	1	X	X	0	1	X
3	0	1	1	1	0	0	1	X	X	1	X	1
4	1	0	0	0	0	1	X	1	0	X	1	X
5	1	0	1	X	X	X	X	X	X	X	X	X
6	1	1	0	0	0	0	X	1	X	1	0	X
7	1	1	1	0	1	1	X	1	X	0	X	0

K-Maps:

A \ BC	0	1	3	2
		1	1	1
4	X	X	X	X

$$J_A = C + B$$

A \ BC	0	1	3	2
	X	X	X	X
4	1	X	1	1

$$K_A = A$$

A \ BC	0	1	3	2
	1	1	X	X
4		X	X	X

$$J_B = A'$$

A \ BC	0	1	3	2
	X	X	1	
4	X	X		1

$$K_B = AC' + A'C = A \oplus C$$

A \ BC	0	1	3	2
		X	X	1
4	1	X	X	

$$J_C = AB + AB' = A \oplus B$$

A \ BC	0	1	3	2
	X	1	1	X
4	X	X		X

$$K_C = A'$$


State Equations:

$$(J_A = B + C, K_A = A)$$


$$(J_B = A', K_B = A \oplus C)$$

$$(J_C = A \oplus B, K_C = A')$$




Logic Circuit:



Logic Circuit (Logisim):




Hardware Implementation:





ICs Used In Hardware:



7476 (JK Flip-Flop)





7486 (Quad XOR Gate)





7432 (Quad 2-Input OR Gate)



7448 (BCD To 7-Segment Decoder "Common Cathode")



555 Timer



Capacitor (C)	<input type="text" value="47"/>	microFarad (μF)
Resistance 1 (R_1)	<input type="text" value="10"/>	kilohms ($\text{k}\Omega$)
Resistance 2 (R_2)	<input type="text" value="10"/>	kilohms ($\text{k}\Omega$)
Frequency	<input type="text" value="1.023"/>	Hertz (Hz)
Period (T)	<input type="text" value="977.130"/>	milliseconds (ms)

We used **555 Calculator** to calculate the Capacitance & Resistance needed to implement a **1 Hz Clock** using 555 Timer.

Link: <https://ohmslawcalculator.com/555-astable-calculator>

N.B. Videos & Logisim Circuits Are Attached With The Report In The Zip File