

# question 1

Fetch stage

memory				CPU Register			
300	1	9	4	0	3	0	Pc
301	5	9	4	1			Ac
302	2	9	4	1			IR
:							
940	0	0	0	3	STEP 1		
941	0	0	0	2			

execute stage

memory				CPU Register			
300	1	9	4	0	3	0	Pc
301	5	9	4	1			Ac
302	2	9	4	1			IR
:							
940	0	0	0	3	STEP 2		
941	0	0	0	2			

memory				CPU Register			
300	1	9	4	0	3	0	Pc
301	5	9	4	1			Ac
302	2	9	4	1			IR
:							
940	0	0	0	3	STEP 3		
941	0	0	0	2			

memory				CPU Register			
300	1	9	4	0	3	0	Pc
301	5	9	4	1			Ac
302	2	9	4	1			IR
:							
940	0	0	0	3	STEP 4		
941	0	0	0	2			

memory				CPU Register			
300	1	9	4	0	3	0	Pc
301	5	9	4	1			Ac
302	2	9	4	1			IR
:							
940	0	0	0	3	STEP 5		
941	0	0	0	2			

memory				CPU Register			
300	1	9	4	0	3	0	Pc
301	5	9	4	1			Ac
302	2	9	4	1			IR
:							
940	0	0	0	3	STEP 6		
941	0	0	0	5			

# question 2

Fetch

execute

memory			CPU			memory			CPU		
300	1	5 5 0				300	1	5 5 0			
301	5	5 5 1	300	PC	301	5	5 5 1		301	PC	
302	2	6 0 0		AC	302	2	6 0 0		302	AC	
			1 5 5 0	IR					1 5 5 0	IR	

550	0 0 0 3	STEP 1	550	0 0 0 3	STEP 2
551	0 0 0 4		551	0 0 0 4	
600					

memory			CPU			memory			CPU		
300	1	5 5 0				300	1	5 5 0			
301	5	5 5 1	301	PC	301	5	5 5 1		302	PC	
302	2	6 0 0	0 0 0 3	AC	302	2	6 0 0		0 0 0 7	AC	
			5 5 5 1	IR					5 5 5 1	IR	
550	0 0 0 3	STEP 3	550	0 0 0 3	STEP 4	550	0 0 0 3	STEP 4	550	0 0 0 3	STEP 4
551	0 0 0 4		551	0 0 0 4		551	0 0 0 4		551	0 0 0 4	

memory			CPU			Memory			CPU		
300	1	5 5 0				300	1	5 5 0			
301	5	5 5 1	302	PC	301	5	5 5 1		303	PC	
302	2	6 0 0	0 0 0 7	AC	302	2	6 0 0		0 0 0 7	AC	
			2 6 0 0	IR					2 6 0 0	IR	

550	0 0 0 3	STEP 5	550	0 0 0 3	STEP 6
551	0 0 0 4		551	0 0 0 4	
			560	0 0 0 7	



### question 3

memory		CPU	
300	3 0 0 5	3 0 1	PC
301	5 9 4 0	0 0 0 5	AC
302	7 0 0 6	5 9 4 0	IR

940: 0002

memory		CPU	
300	3 0 0 5	3 0 2	PC
301	5 9 4 0		AC
302	7 0 0 6	7 0 0 6	IR

940: 0002