
#### **SPI Interface**

- One of the most popular Interfaces nowadays
- Stands for Serial-Peripheral Interface
- Four Wires
  - MOSI: Master-Out-Slave-InMISO: Master-In-Slave-Out
  - SCK: Clock
  - SS\_n: Slave Select
- High Data Rates




323

323

### **Project: 1- SPI Slave Interface**

- One of the most popular Interfaces nowadays
- Stands for Serial-Peripheral Interface
- Four Wires
  - MOSI: Master-Out-Slave-In
  - MISO: Master-In-Slave-Out
  - SCK: Clock
  - SS\_n: Slave Select
- High Data Rates




## **Project: 2- Single-port Async RAM**

#### Parameters

- MEM\_DEPTH, Default: 256

ADDR\_SIZE, Default: 8

#### Ports



Name	Туре	Size	Description	
din		10 bits	Data Input	
clk 🎤	and the fe	1 bit	Clock	
rst_n	Input	1 bit	Active low asynchronous reset	
rx_valid		1 bit	If HIGH: accept din[7:0] to save the write/read address internally or write a memory word depending on the most significant 2 bits din[9:8]	
dout	Output	8 bits	Data Output	
tx_valid		1 bit	Whenever the command is memory read the tx_valid should be HIGH	

# **Project: 2- Single-port Async RAM**


#### Parameters

— MEM\_DEPTH, Default: 256

- ADDR\_SIZE, Default: 8


■ Most significant din bit "din[9]" determines


if it is a write or read command



Port	Din[9:8]	Command	Description
	00 -		Hold din[7:0] internally as write address
	01	Write	Write din[7:0] in the memory with write address held previously
din 🕔	10		Hold din[7:0] internally as read address
	11	Read	Read the memory with read address held previously, tx_valid should be HIGH, dout holds the word read from the memory, ignore din[7:0]


### **Project: 3- SPI Wrapper**






#### **RAM Write Command – Write Address**

- 1. Master will start the write command by sending the write address value,  $rx_data[9:8] = din[9:8] = 2'b00$
- 2. SS\_n = 0 to tell the SPI Slave that the master will begin communication
- 3. SPI Slave check the first received bit on MOSI port '0' which is a control bit to let the slave determine which operation will take place "write in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "00" on two clock cycles and then the wr\_address will be sent on 8 more clock cycles
- 4. Now the data is converted from serial "MOSI" to parallel after writing the rx data[9:0] bus
- 5. rx valid will be HIGH to inform the RAM that it should expect data on din bus
- 6. din takes the value of rx data
- RAM checks on din[9:8] and find that they hold "00"
- 8. RAM stores din[7:0] in the internal write address bus
- 9. SS n = 1 to end communication from Master side




329




### **RAM Write Command – Write Data**

- 1. Master will continue the write command by sending the write data value, rx\_data[9:8] = din[9:8] = 2'b01
- 2. SS n = 0 to tell the SPI Slave that the master will begin communication
- 3. SPI Slave check the first received bit on MOSI port '0' which is a control bit to let the slave determine which operation will take place "write in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "01" on two clock cycles and then the wr\_data will be sent on 8 more clock cycles
- 4. Now the data is converted from serial "MOSI" to parallel after writing the rx\_data[9:0] bus
- 5. rx valid will be HIGH to inform the RAM that it should expect data on din bus
- 6. din takes the value of rx\_data
- 7. RAM checks on din[9:8] and find that they hold "01"
- 8. RAM stores din[7:0] in the RAM with wr\_address previously held
- SS\_n = 1 to end communication from Master side




331




### RAM Read Command - Read Address

- 1. Master will start the read command by sending the read address value,  $rx_data[9:8] = din[9:8] = 2'b10'$
- 2.  $SS_n = 0$  to tell the SPI Slave that the master will begin communication
- 3. SPI Slave check the first received bit on MOSI port '1' which is a control bit to let the slave determine which operation will take place "read in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "10" on two clock cycles and then the rd\_address will be sent on 8 more clock cycles
- 4. Now the data is converted from serial "MOSI" to parallel after writing the rx\_data[9:0] bus
- 5. x\_valid will be HIGH to inform the RAM that it should expect data on din bus
- 6. din takes the value of rx\_data
- 7. RAM checks on din[9:8] and find that they hold "10"
- RAM stores din[7:0] in the internal read address bus
- SS\_n = 1 to end communication from Master side




333



# RAM Read Command — Read Data

- Master will continue the read command by sending the read data command, rx\_data[9:8] = din[9:8] = 2/b11
- $280 \, \mathrm{m} = 0$  to tell the SPI Slave that the master will begin communication
- SPI Slave check the first received bit on MOSI port '1' which is a control bit to let the slave determine which operation will take place "read in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "11" on two clock cycles and then dummy data will be sent and ignored since the master is waiting for the data to be sent from slave side
- Now the data is converted from serial "MOSI" to parallel after writing the rx\_data[9:0] bus
- din takes the value of rx\_data
- RAM reads din[9:8] and find that they hold "11"
- RAM will read from the memory with rd\_address previously held
- RAM will assert tx valid to inform slave that data out is ready
- Slave reads tx\_data and convert it into serial out data on MISO port
- SS\_n = 1, Master ends communication after receiving data "8 clock cycles"



335

