Project 1

Top code:

```
digital verification assignments / Fir
      module FIFO top();
       bit clk;
       initial begin
          clk = 0;
          forever
           #1 clk = \sim clk;
       end
       FIFO_if F_if(clk);
10
       FIFO dut(F if);
11
       FIF0_tb tb(F_if);
12
       FIFO_monitor mon(F_if);
13
14
15
      endmodule
```

Interface code:

```
interface FIFO_if(clk);
parameter FIFO_WIDTH = 16;
parameter FIFO_WIDTH = 8;
input clk;
logic [FIFO_WIDTH-1:0] data_in;
logic [FIFO_WIDTH-1:0] data_out;
logic [FIFO_WIDTH-1:0] data_out;
logic [FIFO_WIDTH-1:0] data_out;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input data_in, wr_en, rd_en, clk, rst_n, output full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);

modport TEST (input full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out, clk, output data_in, wr_en, rd_en, rst_n);

modport MONITOR (input full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out, clk, data_in, wr_en, rd_en, rst_n);
endinterface
```

Shared Package code:

```
package shared_pkg;
integer correct_count=0;
integer error_count=0;
bit test_finished=0;
endpackage
```

FIFO transaction Package code:

```
package FIFO constraints;
import shared pkg::*;
parameter FIFO WIDTH = 16;
parameter FIFO_DEPTH = 8;
class FIFO transaction;
rand bit [FIFO WIDTH-1:0] data in;
rand bit rst_n, wr_en, rd_en;
logic [FIFO WIDTH-1:0] data out;
logic wr ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
integer RD EN ON DIST;
integer WR EN ON DIST;
function new(int x=30,int y=70);
RD EN ON DIST=x;
WR EN ON DIST=v;
endfunction
constraint rst C{rst n dist{0:=3,1:=97};}//no reset 97% of the time
constraint wr en C{wr en dist{1:=WR EN ON DIST,0:=(100-WR EN ON DIST)};}
constraint rd en C{wr en dist{1:=RD EN ON DIST,0:=(100-RD EN ON DIST)};}
endclass
endpackage
```

FIFO coverage Package code:

```
digital verification assignments \nearrow FIFO project \nearrow = FIFO_coverage_package.s
     package FIFO coverage package;
     import FIFO constraints::*;
     import shared pkg::*;
     parameter FIFO WIDTH = 16;
     parameter FIFO DEPTH = 8;
     class FIFO coverage;
     logic [FIFO WIDTH-1:0] data in;
7
     logic rst n, wr en, rd en;
     logic [FIFO WIDTH-1:0] data out;
     logic wr ack, overflow;
     logic full, empty, almostfull, almostempty, underflow;
11
     FIFO transaction F cvg txn=new();
13
     covergroup cvr gp;
15
     wr en: coverpoint F cvg txn.wr en;
     rd en: coverpoint F cvg txn.rd en;
17
     overflow: coverpoint F cvg txn.overflow;
     almostempty: coverpoint F cvg txn.almostempty;
19
     empty: coverpoint F cvg txn.empty;
     almostfull: coverpoint F cvg txn.almostfull;
21
     underflow: coverpoint F cvg txn.underflow;
22
     full: coverpoint F cvg txn.full;
23
     wr ack: coverpoint F cvg txn.wr ack;
25
```

```
wr_ack_cvr:cross wr_en, rd_en, wr_ack {illegal_bins wr_wr_ack = binsof(wr_en) intersect {0} && binsof(wr_ack) intersect {1};}//no write achknow overflow_cvr:cross wr_en, rd_en, overflow{illegal_bins write_overflow = binsof(wr_en) intersect {0} && binsof(overflow) intersect {1};}//no overflow_cvr:cross wr_en, rd_en, full(illegal_bins read_full = binsof(rd_en) intersect {1} && binsof(full) intersect {1};}//the fifo can't be full empty_cvr:cross wr_en, rd_en, empty;
almostfull_cvr:cross wr_en, rd_en, almostfull;
almostempty_cvr:cross wr_en, rd_en, almostempty;
underflow_cvr:cross wr_en, rd_en, underflow{illegal_bins read_full = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};}//no underflow_cvr:cross wr_en, rd_en, underflow{illegal_bins read_full = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};}//no underflow_cvr:cross wr_en, rd_en, underflow{illegal_bins read_full = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};}//no underflow_cvr:cross wr_en, rd_en, almostempty;
underflow_cvr:cross wr_en, rd_en,
```

FIFO scoreboard Package code:

```
package FIFO scoreboard package;
     import FIFO constraints::*;
     import shared pkg::*;
     parameter FIFO WIDTH = 16;
     parameter FIFO DEPTH = 8;
     class FIFO scoreboard;
     logic [FIFO WIDTH-1:0] data out ref;
     logic wr ack ref, overflow ref;
     logic full ref, empty ref, almostfull ref, almostempty ref, underflow ref;
     bit [FIFO WIDTH-1:0] FIFO queue[$];
     integer count=0;
13
     function reference model (FIFO transaction obj);
     if(obj.rst n===0) begin
       overflow ref=0;
       full ref=0;
       empty ref=1;
       almostfull ref=0;
       almostempty ref=0;
       count=0;
       wr ack ref=0;
       FIFO queue.delete();
       underflow_ref=0;
     end
     else if(obj.wr en===1 && obj.rd en===1 && count===8)begin
        data out ref=FIFO queue.pop back();
        wr ack ref=0;
        overflow ref=1;
        underflow ref=0;
        count=count-1;
     end
```

```
else if(obj.wr en===1 && obj.rd en===1 && count===0)begin
32
        FIFO queue.push front(obj.data in);
        wr ack ref=1;
        overflow ref=0;
35
        underflow ref=1;
        count=count+1;
     end
     else if(obj.wr en===1 && count===8)begin
        wr ack ref=0;
        overflow ref=1;
41
        underflow ref=0;
42
43
     end
     else if(obj.rd en===1 && count===0)begin
44
        wr ack ref=0;
45
        overflow ref=0;
        underflow ref=1;
47
     end
     else if(obj.wr en===1 && obj.rd en===1)begin
        FIFO queue.push front(obj.data in);
        data out ref=FIFO queue.pop back();
        wr ack ref=1;
52
        overflow ref=0;
        underflow ref=0;
     end
     else if(obj.wr en===1)begin
        FIFO queue.push front(obj.data in);
        count=count+1;
        wr ack ref=1;
        overflow ref=0;
        underflow ref=0;
     end
```

```
else if(obj.rd_en===1)begin
63
        data out ref=FIFO queue.pop back();
        count=count-1;
        wr ack ref=0;
        overflow ref=0;
        underflow ref=0;
     end
     else begin
70
        overflow ref=0;
71
        underflow ref=0;
72
        wr ack ref=0;
     end
     if(count === 0)begin
       full ref=0;
76
       empty ref=1;
       almostfull_ref=0;
78
       almostempty_ref=0;
79
     end
     else if(count === 8)begin
81
       full ref=1;
82
       empty_ref=0;
       almostfull ref=0;
       almostempty ref=0;
85
     end
     else if(count === 7)begin
87
       full ref=0;
       empty ref=0;
       almostfull ref=1;
       almostempty_ref=0;
     end
     else if(count === 1)begin
```

```
else if(count === 1)begin
 full_ref=0;
 empty_ref=0;
 almostfull_ref=0;
 almostempty_ref=1;
end
else begin
full_ref=0;
 empty_ref=0;
 almostfull_ref=0;
 almostempty_ref=0;
function check_data (FIFO_transaction obj);
 reference_model(obj);
 if(data_out_ref!== obj.data_out ||
    (wr_ack_ref!== obj.wr_ack) ||
    (overflow_ref!== obj.overflow) ||
    (full_ref!== obj.full) ||
    (empty_ref!== obj.empty) ||
    (almostfull_ref!== obj.almostfull) ||
    (almostempty_ref!== obj.almostempty) ||
    (underflow_ref!== obj.underflow))begin
    endpackage
```

Testbench code:

```
import FIFO constraints::*;
     import shared pkg::*;
     module FIFO tb(FIFO if.TEST F if);
     FIFO transaction FIFO tr = new();
     parameter FIFO WIDTH = 16;
     parameter FIFO DEPTH = 8;
     logic [FIFO WIDTH-1:0] data in;
     logic clk, rst n, wr en, rd en;
     logic [FIFO WIDTH-1:0] data out;
     logic wr ack, overflow;
     logic full, empty, almostfull, almostempty, underflow;
11
12
     assign clk = F if.clk;
13
     assign F if.data in = data in;
     assign F if.rst n = rst n;
15
     assign F if.wr en = wr en;
     assign F if.rd en = rd en;
17
     assign data out = F_if.data_out;
18
     assign wr ack = F if.wr ack;
19
     assign overflow = F if.overflow;
     assign full = F if.full;
21
     assign empty = F if.empty;
22
     assign almostfull = F if.almostfull;
23
     assign almostempty = F if.almostempty;
     assign underflow = F if.underflow;
25
26
     initial begin
27
     data in = 0;
     rst n = 0;
29
     wr en = 0;
     rd en = 0;
31
     @(negedge clk);
32
```

```
repeat(1000)begin
assert(FIFO_tr.randomize());
data_in = FIFO_tr.data_in;
rst_n = FIFO_tr.rst_n;
wr_en = FIFO_tr.wr_en;
rd_en = FIFO_tr.rd_en;
end
test_finished=1;
end
endmodule
```

```
module FIFO_monitor(FIFO_if.MONITOR F_if);
     import FIFO constraints::*;
     import FIFO coverage package::*;
     import FIFO scoreboard package::*;
     import shared pkg::*;
     FIFO transaction FIFO tr=new();
     FIFO coverage FIFO cvr=new();
     FIFO scoreboard FIFO_scr=new();
11
     parameter FIFO WIDTH = 16;
12
     parameter FIFO DEPTH = 8;
     logic [FIFO WIDTH-1:0] data in;
13
     logic clk, rst n, wr en, rd en;
     logic [FIFO WIDTH-1:0] data out;
15
     logic wr ack, overflow;
     logic full, empty, almostfull, almostempty, underflow;
17
18
       assign clk=F if.clk;
     initial begin
21
22
         forever begin
23
       @(negedge clk);
       FIFO tr.data in = F if.data in;
25
       FIFO_tr.rst_n = F_if.rst_n;
       FIFO tr.wr en = F if.wr en;
27
       FIFO tr.rd en = F if.rd en;
       FIFO tr.data out = F if.data out;
       FIFO tr.wr ack = F if.wr ack;
       FIFO tr.overflow = F if.overflow;
31
       FIFO tr.full = F if.full;
32
       FIFO tr.empty = F if.empty;
       FIFO tr.almostfull = F if.almostfull;
       FIFO tr.almostempty = F_if.almostempty;
       FIFO tr.underflow = F if.underflow;
```

```
fork
begin
37
39
        FIFO_cvr.sample_data(FIFO_tr);
40
41
42
         FIFO_scr.check_data (FIFO_tr);
44
45
46
         if(test_finished==1)begin
$display("%t: at end of test error count is %0d and correct count = %0d", $time, error_count, correct_count);
47
       $stop;
       end
53
54
     endmodule
```

Design code:

```
// Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
// Description: FIFO Design
module FIFO(FIFO if.DUT F if);
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
logic [FIFO WIDTH-1:0] data in;
logic clk, rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
reg [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
reg [max fifo addr-1:0] wr ptr, rd ptr;
reg [max_fifo_addr:0] count;
assign clk = F if.clk;
assign data in = F if.data in;
assign rst n = F if.rst n;
assign wr en = F if.wr en;
assign rd en = F if.rd en;
assign F if.data out = data out;
assign F if.wr ack = wr ack;
assign F if.overflow = overflow;
assign F_if.full = full;
assign F if.empty = empty;
assign F if.almostfull = almostfull;
assign F if.almostempty = almostempty;
assign F if.underflow = underflow;
```

```
38
     always @(posedge clk or negedge rst_n) begin
         if (!rst n) begin
             wr_ptr <= 0;
             overflow <= 0;
             underflow <= 0;//underflow is sure to be low as no operations occur other than rst</pre>
              wr_ack <=0;//wr_ack is sure to be low as no operations occur other than rst
         else if (wr en && count < FIFO DEPTH) begin
              mem[wr_ptr] <= data_in;</pre>
             wr ack <= 1;
             wr ptr <= wr ptr + 1;
              overflow <= 0;//no overflow occurs if write happens</pre>
         else begin
             wr_ack <= 0;
              if (full && wr_en)
                  overflow <= 1;</pre>
                  overflow <= 0;
     end
     always @(posedge clk or negedge rst_n) begin
         if (!rst_n) begin
              rd_ptr <= 0;
         else if (rd_en && count != 0) begin
             data_out <= mem[rd_ptr];</pre>
             rd_ptr <= rd_ptr + 1;
              underflow <= 0;//no underflow occurs if read happens</pre>
         else begin //added this else as underflow is a sequential signal not combinational
              if ((empty && rd_en))
                  underflow <= 1;
                  underflow <= 0;
```

```
107
      property p almostfull;
           @(posedge clk) ((count==FIFO DEPTH-1) |-> (full==0 && empty==0 && almostfull==1 && almostempty==0));
      endproperty
      property p_almostempty;
           @(posedge clk) ((count==1) |-> (full==0 && empty==0 && almostfull==0 && almostempty==1));
      property p_empty;
           @(posedge clk) ((count==0) |-> (full==0 && empty==1 && almostfull==0 && almostempty==0));
      endproperty
      property p_underflow;
           @(posedge clk) disable iff (!rst_n)((rd_en && empty) |=> (underflow==1));
      endproperty
      property p_overflow;
           @(posedge clk) disable iff (!rst_n)((wr_en && full) |=> (overflow==1));
      endproperty
      property p_rd_ptr;
           @(posedge clk) disable iff (!rst_n)((rd_en && !empty) |=> (rd_ptr==$past(rd_ptr)+1'b1));
      endproperty
      property p_wr_ptr;
           @(posedge clk) disable iff (!rst n)((wr en && !full) |=> (wr ptr==$past(wr ptr)+1'b1));
      endproperty
      rst_assertion: assert property(p_rst);
full_assertion: assert property(p_full
                                     y(p_full);
                                       operty(p_almostfull);
      almostfull_assertion: assert
                                              y(p_almostempty);
      almostempty_assertion: assert
      underflow_assertion: assert property(p_empty);
                                           y(p_underflow);
```

```
empty_assertion: assert property(p_empty);
139
       underflow_assertion: assert property(p_underflow);
       overflow_assertion: assert property(p_overflow);
141
      rd_ptr_assertion: assert property(p_rd_ptr);
wr_ptr_assertion: assert property(p_wr_ptr);
142
143
      rst_cover: cover property(p_rst);
full_cover: cover property(p_full);
145
146
       almostfull_cover: cover property(p_almostfull);
147
       almostempty_cover: cover property(p_almostempty);
       empty_cover: cover property(p_empty);
149
       underflow_cover: cover property(p_underflow);
150
       overflow_cover: cover property(p_overflow);
151
       rd_ptr_cover: cover property(p_rd_ptr);
152
       wr_ptr_cover: cover property(p_wr_ptr);
153
154
       endmodule
```

Bugs were found in lines 42,43,49,67,69,86-89,95 . comments are written in the code to explain the change and why it was required.

Verification plan:

	Α	В	С	D	E
1	Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
2	FIFO_1	when rst_n is low ,the FIFO pointers and count should be low.	directed at start of simulation then Randomized under constraints that drive the rst_n to be high 97% of the time		A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to chack for functionality
3	FIFO_2	when wr_en is high and FIFO is not full , data_in should be stored in FIFO with the wr_ack turning high and the wr_ptr incrementing, and if full then wr_en should be ignored with the overflow signal turning high.	Randomized under constraints that drive the wr_en to be high 70% of the time	_ / _	A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to chack for full and almostfull signals as they re combinational, and concurrent assertions to check for overflow and wr_ptr signals.
4	FIFO_3	when rd_en is high and FIFO is not empty, data_out should be earliest data_in that was written and not read before, and the rd_pt should increment, and if empty then rd_en should be ignored with the underflow signal turning high.	constraints that drive the rd_en to be high 30% of the	and all output signals except for	A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to chack for empty and almostempty signals as they re combinational, and concurrent assertions to check for underflow and rd_ptr signals.

Do file:

```
FIFO.do - Notepad
File Edit Format View Help
vlib work
vlog FIFO.sv FIFO_shared_pkg.sv FIFO_constraints_package.sv FIFO_coverage_package.sv FIFO_interface.sv FIFO_scoreboa
vsim -voptargs=+acc work.FIFO_top -cover
add wave *
add wave -position insertpoint \
sim:/FIFO_top/dut/data_in \
sim:/FIFO_top/dut/clk \
sim:/FIFO_top/dut/rst_n \
sim:/FIFO_top/dut/wr_en \
sim:/FIFO_top/dut/rd_en \
sim:/FIFO_top/dut/data_out \
sim:/FIFO_top/dut/wr_ack \
sim:/FIFO_top/dut/overflow \
sim:/FIFO_top/dut/full \
sim:/FIFO_top/dut/empty \
sim:/FIFO top/dut/almostfull \
sim:/FIFO_top/dut/almostempty \
sim:/FIFO_top/dut/underflow \
sim:/FIFO_top/dut/mem \
sim:/FIFO_top/dut/wr_ptr \
sim:/FIFO_top/dut/rd_ptr \
sim:/FIFO_top/dut/count
add wave \bar{\ }-position insertpoint \setminus
sim:/FIFO_top/mon/FIFO_scr
add wave -position insertpoint \
sim:/FIFO_top/mon/FIFO_tr
coverage save FIFO_top.ucdb -onexit
run -all
```

Coverage:

=== Instance: /FIFO_top/dut === Design Unit: work.FIF0

Assertion	Coverage:
-----------	-----------

Assertion Cov		0	0	0	100.00%
Assertion	15	9	9	0	100.00%
Name	File(Line)			Failure	Pass
	, ,			Count	Count
/FIFO_top/dut	t/rst_assertion				
	FIFO.sv(135)			0	1
/FIFO_top/dut	t/full_assertion				
	FIFO.sv(136)			0	1
/FIFO_top/dut	t/almostfull_assertion				
	FIF0.sv(137)			0	1
/FIFO_top/dut	t/almostempty_assertion				
	FIF0.sv(138)			0	1
/FIFO_top/dut	t/empty_assertion				
	FIF0.sv(139)			0	1
/FIFO_top/dut	t/underflow_assertion				
	FIFO.sv(140)			0	1
/FIFO_top/dut	t/overflow_assertion				
	FIF0.sv(141)			0	1
/FIFO_top/dut	t/rd_ptr_assertion				
	FIFO.sv(142)			0	1
/FIFO_top/dut	t/wr_ptr_assertion				
	FIF0.sv(143)			0	1

	1 11 0 1 3 4	(+/		•	±
Branch	Coverage:				
Ena	bled Coverage	Bins	Hits	Misses	Coverage
Bra	nches	2 5	25	0	100.00%
======		====Branch De	tails====	=======	=======================================
Branch	Coverage for instance	/FIFO_top/du	t		
Lin	e Item		Count	Source	
File	FIFO.sv				
		IF Br	anch		
39			1033	Count	coming in to IF
39	1		63	if	(!rst_n) begin
45	1		479	els	e if (wr_en && count < FI
51	1		491	els	e begin
Branch	totals: 3 hits of 3 b	ranches = 100	.00%		
		IF Br			
53				Count	coming in to IF
53	1		11		if (full && wr_en)
	_				
55	1		480		else
Branch	totals: 2 hits of 2 b	ranches = 100	.00%		
		IF Br			
61			937		coming in to IF
61	1		63	if	(!rst_n) begin
64	1		407	els	e if (rd_en && count != 0
69	1		467	els	e begin //added this else
Branch	totals: 3 hits of 3 b	ranches = 100	.00%		

```
FIIE EGIT FORMAT VIEW HEIP
Condition Coverage:
                Bins Covered Misses Coverage
  Enabled Coverage
                     ---- -----
  -----
                                  0 100.00%
                       24
                             24
  Conditions
Condition Coverage for instance /FIFO top/dut --
 File FIFO.sv
-----Focused Condition View-----
      45 Item 1 (wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
 -----
 wr_en Y
(count < 8) Y
  Rows: Hits FEC Target Non-masking condition(s)
-------
         1 wr_en_0
1 wr_en_1
 Row 1:
 Row 2:
Row 3:
Row 4:
                             (count < 8)
           1 (count < 8)_0 wr_en
            1 (count < 8) 1
                            wr en
-----Focused Condition View-----
Line 53 Item 1 (full && wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
------ -----
    full Y
    wr en
            Υ
  Rows: Hits FEC Target Non-masking condition(s)
______
 Row 1: 1 full_0
Row 2: 1 full_1
Row 3: 1 wr_en_0
Row 4: 1 wr_en_1
                             wr_en
                             full
                             full
```

Directive Coverage:

Directives 9 9 0 100.00%

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	_	File(Line)	Hits Status
/FIFO_top/dut/rst_cover /FIFO_top/dut/full_cover /FIFO_top/dut/almostfull_cover /FIFO_top/dut/almostempty_cover /FIFO_top/dut/empty_cover /FIFO_top/dut/underflow_cover /FIFO_top/dut/overflow_cover /FIFO_top/dut/rd_ptr_cover /FIFO_top/dut/wr_ptr_cover	FIFO FIFO FIFO FIFO FIFO FIFO FIFO FIFO	Verilog Verilog Verilog Verilog Verilog Verilog Verilog	SVA SVA SVA SVA SVA SVA	FIFO.sv(145) FIFO.sv(146) FIFO.sv(147) FIFO.sv(148) FIFO.sv(149) FIFO.sv(150) FIFO.sv(151) FIFO.sv(152) FIFO.sv(153)	31 Covered 18 Covered 40 Covered 229 Covered 222 Covered 91 Covered 11 Covered 391 Covered 465 Covered

Statement Coverage:

Statement Coverage for instance /FIFO_top/dut --

Line	Item	Count	Source
File FIFO.s	V		<pre>module FIFO(FIFO_if.DUT F_if);</pre>
9			parameter FIFO_WIDTH = 16;
10			parameter FIFO_DEPTH = 8;
11			<pre>logic [FIFO_WIDTH-1:0] data_in;</pre>
12			logic clk, rst_n, wr_en, rd_en;
13			logic [FIFO_WIDTH-1:0] data_out;
14			logic wr_ack, overflow;
15			logic full, empty, almostfull, almostempty, underflow;
16			
17			<pre>localparam max_fifo_addr = \$clog2(FIFO_DEPTH);</pre>
18			
19			reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
20			
21			reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;

```
Toggle Coverage:

Enabled Coverage
Bins Hits Misses Coverage
Toggles 106 106 0 100.00%
```

Toggle Coverage for instance /FIFO_top/dut --

Node	1H->0L	0L->1H	"Coverage"
almostempty	1	1	100.00
almostfull	1	1	100.00
clk	1	1	100.00
count[3-0]	1	1	100.00
data_in[15-0]	1	1	100.00
data_out[15-0]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd_en	1	1	100.00
rd_ptr[2-0]	1	1	100.00
rst_n	1	1	100.00
underflow	1	1	100.00
wr_ack	1	1	100.00
wr_en	1	1	100.00
wr_ptr[2-0]	1	1	100.00

Total Node Count = 53
Toggled Node Count = 53
Untoggled Node Count = 0

Toggle Coverage = 100.00% (106 of 106 bins)

Functional coverage:

% Hit:

bin auto[0]

bin auto[1]

Coverpoint empty

=== Instance: /FIFO coverage package === Design Unit: work.FIFO_coverage_package ______ Covergroup Coverage: ergroups 1 na na Coverpoints/Crosses 16 na na Covergroup Bins 66 66 0 100.00% Covergroups na na 0 100.00% ------Metric Goal Bins Status Covergroup ______ 100.00% 100 -66 66 -TYPE /FIFO_coverage_package/FIFO_coverage/cvr_gp Covered 66 covered/total bins: 0 66 100.00% 100 100.00% 100 missing/total bins: % Hit: 100 Coverpoint wr en Covered 2 covered/total bins: 2 missing/total bins: 0 2 100.00% % Hit: 100 bin auto[0] 498 1 Covered bin auto[1] 503 1 Covered Coverpoint rd en 100.00% 100 Covered covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.00% 100 bin auto[0] Covered 491 1 bin auto[1] 510 1 Covered Coverpoint overflow 100.00% 100 Covered covered/total bins: 2 2 missing/total bins: 2 0 % Hit: 100.00% 100 bin auto[0] 990 1 Covered bin auto[1] Covered 11 1 Coverpoint almostempty 100.00% 100 Covered 2 covered/total bins: 2 missing/total bins: 0 2

100.00%

100.00%

760

241

100

1

1

100

Covered

Covered

Covered

الماس الم		-		
Coverpoint empty	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	6
bin auto[0]	807	1	-	Covered
bin auto[1]	194	1	-	Covered
Coverpoint almostfull	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	960	1	-	Covered
bin auto[1]	41	1	-	Covered
Coverpoint underflow	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	907	1	-	Covered
bin auto[1]	94	1	-	Covered
Coverpoint full	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	983	1	-	Covered
bin_auto[1]	18	1	-	Covered
Coverpoint wr_ack	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	522	1	-	Covered
bin auto[1]	479	1	-	Covered
Cross wr_ack_cvr	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	244	1	-	Covered
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	235	1	-	Covered
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	12	1	-	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	254	1	-	Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	12	1	-	Covered
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	244	1	-	Covered

סוח kauto[ש],auto[ש],auto[ש]> Illegal and Ignore Bins:	244	1	-	coverea
illegal bin wr wr ack	0		_	ZERO
Cross overflow cvr	100.00%	100		Covered
covered/total bins:	6	6		covered
missing/total bins:	0	6		
% Hit:	100.00%	100		
Auto, Default and User Defined Bins:	100.00%	100		
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	8	1	_	Covered
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	3	1	_	Covered
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	248	1	_	Covered
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	254	1	_	Covered
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	244	1	_	Covered
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	244	1	_	Covered
Illegal and Ignore Bins:				
illegal bin write overflow	0		_	ZERO
Cross full cvr	100.00%	100	_	Covered
covered/total bins:	6	6	_	
missing/total bins:	0	6	_	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	256	1	-	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	254	1	-	Covered
<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	13	1	-	Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	234	1	-	Covered
<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	5	1	-	Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	239	1	-	Covered
Illegal and Ignore Bins:				
illegal_bin read_full	0		-	ZERO
Cross empty_cvr	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	4	1	-	Covered
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	111	1	-	Covered
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	9	1	-	Covered
<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	70	1	-	Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	252	1	-	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	143	1	-	Covered

			_	
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	143	1	_	Covered
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	238	1	-	Covered
	174	1	_	Covered
<pre>bin <auto[0],auto[0],auto[0]> Cross almostfull_cvr</auto[0],auto[0],auto[0]></pre>	100.00%		_	
		100		Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	15	1	-	Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	2	1	-	Covered
<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	15	1	-	Covered
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	9	1	-	Covered
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	241	1	-	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	252	1	-	Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	232	1	-	Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	235	1	-	Covered
Cross almostempty_cvr	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	96	1	_	Covered
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	36	1	_	Covered
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	40	1	_	Covered
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	69	1	_	Covered
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	160	1	_	Covered
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	218	1	_	Covered
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	207	1	_	Covered
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	175	1	_	Covered
Cross underflow cvr	100.00%	100	_	Covered
covered/total bins:	100.00%	6	_	covereu
	_		-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:	4.0	4		C
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	46	1	-	Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	210	1	-	Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	48	1	-	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	206	1	-	Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	247	1	-	Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	244	1	-	Covered
Cross underflow_cvr	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	46	1	-	Covered
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	210	1	-	Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	48	1	-	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	206	1	-	Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	247	1	-	Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	244	1	-	Covered
Illegal and Ignore Bins:				·
illegal_bin read_full	0		-	ZERO

Questasim Snippets:

Wave - Default								******						
₽	Msgs													
+	4'h0	0	(1	(2	(3	(2		(1	0					
FIFO_top/mon/FIF	@FIFO_scoreboa	@FIFO sc	oreboard@	1										
🛨-🥎 data_out_ref	16'hc046						fa87		c046					
—♦ wr_ack_ref	1'h0													Ш
→ overflow_ref	1'h0													Ш
– ∜ full_ref	1'h0													Ш
→ empty_ref	1'h1													Π
—♦ almostfull_ref	1'h0													
— almostempty_ref	1'h0													ı
— underflow_ref	1'h1													j
🕳-🧇 count	32'h00000000	00000000		00000	00000	00000	00000002		00000	00000000				Ï
=	@FIFO_transacti	@FIFO tra	ansaction@	2										Ï
🙀-🔷 data_in	16'hc0b7	0000	33e9	fa87	c046	72c2	4402	4458	e4c0	ed31	7239	2cf9	e22f	İ
– ∜ rst_n	1'h1													ij
—∜ wr_en	1'h0													ı
– ∜ rd_en	1'h1													j
🙀-🔷 data_out	16'hc046						fa87		c046					j
—♦ wr_ack	1'h0													I
_ _ overflow	1'h0													ı
– ∜ full	1'h0													ı
—♦ empty	1'h1													Ï
— → almostfull	1'h0													ı
—♦ almostempty	1'h0													
—♦ underflow	1'h1													ľ
# RD_EN_ON_DIST	32'h0000001e	0000001e												İ
	32'h00000046	00000046												ij
→ /FIFO_top/dut/mem	16'hxxxx 16'hxxx	XXXX XXXX	х (хххх	x xxx	x (xxxx	XXXX XXXX	xxxx xxxx	72c2 c046	fa87					i
1 = 0 New	2002.00					-		-	-	-	-			Ť

Wave - Default =								333333		
<u>^</u>	Msgs									
+	4'h6	2	(3	(4		(5	(6		7	(8
FIFO_top/mon/FIF	@FIFO_scoreboa	@FIFO so	oreboard@	1						
🚣-🧇 data_out_ref	16'h3d79	3d79							655b	
_� wr_ack_ref	1h1									
— overflow_ref	1'h0									
_ - full_ref	1'h0									
— empty_ref	1'h0									
—♦ almostfull_ref	1'h0									
— almostempty_ref	1'h0									
— underflow_ref	1'h0									
🕳-🧇 count	32'h00000006	00000002		00000	00000004		00000	00000006		00000
	@FIFO_transacti	@FIFO tr	ansaction@	2						
🙀-🥎 data_in	16'hd46f	6f0a	f6e0	70d7	8417	a627	8c69	d46f	62ef	ba0d
– ∜ rst_n	1h1									
–♦ wr_en	1h1									
– ∜ rd_en	1'h0									
🙀 -🔷 data_out	16'h3d79	3d79							655b	
–♦ wr_ack	1h1									
	1'h0									
– ∳ full	1'h0									
—◆ empty	1'h0									
—♦ almostfull	1'h0									
—♦ almostempty	1'h0									
→ underflow	1'h0									
	32'h0000001e	0000001e								
# WR_EN_ON_DIST	32'h00000046	00000046								
/FIFO_top/dut/mem	16'h3d79 16'hecc	3d79 ecc0	8 (3d79	e 3d79	ecc0 8877	9 (3d7	e (3d7	e (3d79	6 ba0d	(ba(

Wave - Default								::::::				
\$ 1+	Msgs											
- → /FIFO_top/dut/count	4'h8	7 (8),7	(8			7		(8		
=	@FIFO_scoreboa	@FIFO sc	oreboard@	1								
🚣-🥎 data_out_ref	16'h6f0a	655b			6f0a				70d7	8417		
— wr_ack_ref	1'h0											ш
— overflow_ref	1'h0											
—♦ full_ref	1'h1											
—♦ empty_ref	1'h0											
— → almostfull_ref	1'h0											
— almostempty_ref	1'h0											
— underflow_ref	1'h0											
📥-🔷 count	32'h00000008	00000	80000000		00000	00000008			00000007		00000008	
FIFO_top/mon/FIF	@FIFO_transacti	@FIFO tr	ansaction@	2								
📥-🥎 data_in	16'hb6bf	ba0d	9b21	5bef	704f	7ce7	b6bf	1c96	2fab	9538	4de9	35
– ∜ rst_n	1'h1											
–◆ wr_en	1'h0											
– ⇔ rd_en	1'h0					1					1	
+-🔷 data_out	16'h6f0a	655b			6f0a				70d7	8417		
– ∜ wr_ack	1'h0											Ш
—◆ overflow	1'h0											
– ♦ full	1h1											
	1'h0											┺
—♦ almostfull	1'h0											
—◆ almostempty	1'h0											╙
	1'h0											
ı‡-∜ RD_EN_ON_DIST	32'h0000001e	0000001e										
±-♦ WR_EN_ON_DIST	32'h00000046	00000046										
-/	16'hba0d 16'h62e	ba0d	62ef d46f	8c69 8417	70 ba0	d 62ef d46f	3c69 8417	70d7 7ce7	9b21 (ba0c	(ba0	d 62ef d46f	8c69





