

Project 1

Top code:

```
F: / digital verification assignments / FIFO
1  module FIFO_top();
2      bit clk;
3
4      initial begin
5          clk = 0;
6          forever
7              #1 clk = ~clk;
8      end
9
10     FIFO_if F_if(clk);
11     FIFO dut(F_if);
12     FIFO_tb tb(F_if);
13     FIFO_monitor mon(F_if);
14
15
16 endmodule
```

Interface code:

```
F: / digital verification assignments / FIFO project / FIFO_interface.sv
1  interface FIFO_if(clk);
2      parameter FIFO_WIDTH = 16;
3      parameter FIFO_DEPTH = 8;
4      input clk;
5      logic [FIFO_WIDTH-1:0] data_in;
6      logic rst_n, wr_en, rd_en;
7      logic [FIFO_WIDTH-1:0] data_out;
8      logic wr_ack, overflow;
9      logic full, empty, almostfull, almostempty, underflow;
10
11     modport DUT (input data_in, wr_en, rd_en, clk, rst_n, output full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
12
13     modport TEST (input full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out, clk, output data_in, wr_en, rd_en, rst_n);
14
15     modport MONITOR (input full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out, clk, data_in, wr_en, rd_en, rst_n);
16
17 endinterface
```

Shared Package code:

```

1  package shared_pkg;
2  integer correct_count=0;
3  integer error_count=0;
4  bit test_finished=0;
5  endpackage

```

FIFO transaction Package code:

```

F: / digital verification assignments / FIFO project / = FIFO_constraints_package.sv
1  package FIFO_constraints;
2  import shared_pkg::*;
3  parameter FIFO_WIDTH = 16;
4  parameter FIFO_DEPTH = 8;
5  class FIFO_transaction;
6  rand bit [FIFO_WIDTH-1:0] data_in;
7  rand bit rst_n, wr_en, rd_en;
8  logic [FIFO_WIDTH-1:0] data_out;
9  logic wr_ack, overflow;
10 logic full, empty, almostfull, almostempty, underflow;
11
12 integer RD_EN_ON_DIST;
13 integer WR_EN_ON_DIST;
14
15 function new(int x=30,int y=70);
16   RD_EN_ON_DIST=x;
17   WR_EN_ON_DIST=y;
18 endfunction
19
20 constraint rst_C{rst_n dist{0:=3,1:=97}};//no reset 97% of the time
21 constraint wr_en_C{wr_en dist{1:=WR_EN_ON_DIST,0:=(100-WR_EN_ON_DIST)}};
22 constraint rd_en_C{rd_en dist{1:=RD_EN_ON_DIST,0:=(100-RD_EN_ON_DIST)}};
23 endclass
24 endpackage

```

FIFO coverage Package code:

:/ digital verification assignments / FIFO project / = FIFO_coverage_package.s

```
1  package FIFO_coverage_package;
2  import FIFO_constraints::*;
3  import shared_pkg::*;
4  parameter FIFO_WIDTH = 16;
5  parameter FIFO_DEPTH = 8;
6  class FIFO_coverage;
7  logic [FIFO_WIDTH-1:0] data_in;
8  logic rst_n, wr_en, rd_en;
9  logic [FIFO_WIDTH-1:0] data_out;
10 logic wr_ack, overflow;
11 logic full, empty, almostfull, almostempty, underflow;
12 FIFO_transaction F_cvg_txn=new();
13
14 covergroup cvr_gp;
15
16 wr_en: coverpoint F_cvg_txn.wr_en;
17 rd_en: coverpoint F_cvg_txn.rd_en;
18 overflow: coverpoint F_cvg_txn.overflow;
19 almostempty: coverpoint F_cvg_txn.almostempty;
20 empty: coverpoint F_cvg_txn.empty;
21 almostfull: coverpoint F_cvg_txn.almostfull;
22 underflow: coverpoint F_cvg_txn.underflow;
23 full: coverpoint F_cvg_txn.full;
24 wr_ack: coverpoint F_cvg_txn.wr_ack;
25
```

```
26 wr_ack_cvr:cross wr_en, rd_en, wr_ack {illegal_bins wr_wr_ack = binsof(wr_en) intersect {0} && binsof(wr_ack) intersect {1};} //no write achkno
27 overflow_cvr:cross wr_en, rd_en, overflow {illegal_bins write_overflow = binsof(wr_en) intersect {0} && binsof(overflow) intersect {1};} //no ov
28 full_cvr:cross wr_en, rd_en, full {illegal_bins read_full = binsof(rd_en) intersect {1} && binsof(full) intersect {1};} //the fifo can't be full
29 empty_cvr:cross wr_en, rd_en, empty;
30 almostfull_cvr:cross wr_en, rd_en, almostfull;
31 almostempty_cvr:cross wr_en, rd_en, almostempty;
32 underflow_cvr:cross wr_en, rd_en, underflow {illegal_bins read_full = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};} //no unde
33 endgroup
34
35 function new();
36   cvr_gp=new;
37 endfunction
38
39 function void sample_data(FIFO_transaction F_txn);
40   F_cvg_txn=F_txn;
41   cvr_gp.sample();
42 endfunction
43
44 endclass
45 endpackage
```

FIFO scoreboard Package code:

```
1 package FIFO_scoreboard_package;
2 import FIFO_constraints::*;
3 import shared_pkg::*;
4 parameter FIFO_WIDTH = 16;
5 parameter FIFO_DEPTH = 8;
6 class FIFO_scoreboard;
7 logic [FIFO_WIDTH-1:0] data_out_ref;
8 logic wr_ack_ref, overflow_ref;
9 logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
10 bit [FIFO_WIDTH-1:0] FIFO_queue[$];
11 integer count=0;
12
13 function reference_model (FIFO_transaction obj);
14 if(obj.rst_n===0) begin
15     overflow_ref=0;
16     full_ref=0;
17     empty_ref=1;
18     almostfull_ref=0;
19     almostempty_ref=0;
20     count=0;
21     wr_ack_ref=0;
22     FIFO_queue.delete();
23     underflow_ref=0;
24 end
25 else if(obj.wr_en===1 && obj.rd_en===1 && count===8)begin
26     data_out_ref=FIFO_queue.pop_back();
27     wr_ack_ref=0;
28     overflow_ref=1;
29     underflow_ref=0;
30     count=count-1;
31 end
```

```
32  else if(obj.wr_en===1 && obj.rd_en===1 && count===0)begin
33      FIFO_queue.push_front(obj.data_in);
34      wr_ack_ref=1;
35      overflow_ref=0;
36      underflow_ref=1;
37      count=count+1;
38  end
39  else if(obj.wr_en===1 && count===8)begin
40      wr_ack_ref=0;
41      overflow_ref=1;
42      underflow_ref=0;
43  end
44  else if(obj.rd_en===1 && count===0)begin
45      wr_ack_ref=0;
46      overflow_ref=0;
47      underflow_ref=1;
48  end
49  else if(obj.wr_en===1 && obj.rd_en===1)begin
50      FIFO_queue.push_front(obj.data_in);
51      data_out_ref=FIFO_queue.pop_back();
52      wr_ack_ref=1;
53      overflow_ref=0;
54      underflow_ref=0;
55  end
56  else if(obj.wr_en===1)begin
57      FIFO_queue.push_front(obj.data_in);
58      count=count+1;
59      wr_ack_ref=1;
60      overflow_ref=0;
61      underflow_ref=0;
62  end
```

```
63 else if(obj.rd_en===1)begin
64     data_out_ref=FIFO_queue.pop_back();
65     count=count-1;
66     wr_ack_ref=0;
67     overflow_ref=0;
68     underflow_ref=0;
69 end
70 else begin
71     overflow_ref=0;
72     underflow_ref=0;
73     wr_ack_ref=0;
74 end
75 if(count === 0)begin
76     full_ref=0;
77     empty_ref=1;
78     almostfull_ref=0;
79     almostempty_ref=0;
80 end
81 else if(count === 8)begin
82     full_ref=1;
83     empty_ref=0;
84     almostfull_ref=0;
85     almostempty_ref=0;
86 end
87 else if(count === 7)begin
88     full_ref=0;
89     empty_ref=0;
90     almostfull_ref=1;
91     almostempty_ref=0;
92 end
93 else if(count === 1)begin
```

```

93 else if(count == 1)begin
94     full_ref=0;
95     empty_ref=0;
96     almostfull_ref=0;
97     almostempty_ref=1;
98 end
99 else begin
100     full_ref=0;
101     empty_ref=0;
102     almostfull_ref=0;
103     almostempty_ref=0;
104 end
105
106
107 endfunction
108
109 function check_data (FIFO_transaction obj);
110
111     reference_model(obj);
112     if(data_out_ref!= obj.data_out ||
113         (wr_ack_ref!= obj.wr_ack) ||
114         (overflow_ref!= obj.overflow) ||
115         (full_ref!= obj.full) ||
116         (empty_ref!= obj.empty) ||
117         (almostfull_ref!= obj.almostfull) ||
118         (almostempty_ref!= obj.almostempty) ||
119         (underflow_ref!= obj.underflow))begin
120         error_count = error_count + 1;
121         $display("%t: Error should be : %h,%h,%h,%h,%h,%h,%h,%h, but %h,%h,%h,%h,%h,%h,%h,%h,",$time,obj.data_out,obj.wr_ack
122     end
123 else
124     correct_count = correct_count + 1;
125 endfunction
126 endclass
127 endpackage

```

Testbench code:

```
1  import FIFO_constraints::*;
2  import shared_pkg::*;
3  module FIFO_tb(FIFO_if.TEST F_if);
4  FIFO_transaction FIFO_tr = new();
5  parameter FIFO_WIDTH = 16;
6  parameter FIFO_DEPTH = 8;
7  logic [FIFO_WIDTH-1:0] data_in;
8  logic clk, rst_n, wr_en, rd_en;
9  logic [FIFO_WIDTH-1:0] data_out;
10 logic wr_ack, overflow;
11 logic full, empty, almostfull, almostempty, underflow;
12
13 assign clk = F_if.clk;
14 assign F_if.data_in = data_in;
15 assign F_if.rst_n = rst_n;
16 assign F_if.wr_en = wr_en;
17 assign F_if.rd_en = rd_en;
18 assign data_out = F_if.data_out;
19 assign wr_ack = F_if.wr_ack;
20 assign overflow = F_if.overflow;
21 assign full = F_if.full;
22 assign empty = F_if.empty;
23 assign almostfull = F_if.almostfull;
24 assign almostempty = F_if.almostempty;
25 assign underflow = F_if.underflow;
26 |
27 initial begin
28 data_in = 0;
29 rst_n = 0;
30 wr_en = 0;
31 rd_en = 0;
32 @(negedge clk);
```



```
33 repeat(1000)begin
34   assert(FIFO_tr.randomize());
35   data_in = FIFO_tr.data_in;
36   rst_n = FIFO_tr.rst_n;
37   wr_en = FIFO_tr.wr_en;
38   rd_en = FIFO_tr.rd_en;
39   @(negedge clk);
40   end
41   test_finished=1;
42   end
43 endmodule
```

Monitor code:

```

1  module FIFO_monitor(FIFO_if.MONITOR F_if);
2  import FIFO_constraints::*;
3  import FIFO_coverage_package::*;
4  import FIFO_scoreboard_package::*;
5  import shared_pkg::*;
6  FIFO_transaction FIFO_tr=new();
7  FIFO_coverage FIFO_cvr=new();
8  FIFO_scoreboard FIFO_scr=new();
9
10
11  parameter FIFO_WIDTH = 16;
12  parameter FIFO_DEPTH = 8;
13  logic [FIFO_WIDTH-1:0] data_in;
14  logic clk, rst_n, wr_en, rd_en;
15  logic [FIFO_WIDTH-1:0] data_out;
16  logic wr_ack, overflow;
17  logic full, empty, almostfull, almostempty, underflow;
18
19  assign clk=F_if.clk;
20
21  initial begin
22
23      forever begin
24          @(negedge clk);
25          FIFO_tr.data_in = F_if.data_in;
26          FIFO_tr.rst_n = F_if.rst_n;
27          FIFO_tr.wr_en = F_if.wr_en;
28          FIFO_tr.rd_en = F_if.rd_en;
29          FIFO_tr.data_out = F_if.data_out;
30          FIFO_tr.wr_ack = F_if.wr_ack;
31          FIFO_tr.overflow = F_if.overflow;
32          FIFO_tr.full = F_if.full;
33          FIFO_tr.empty = F_if.empty;
34          FIFO_tr.almostfull = F_if.almostfull;
35          FIFO_tr.almostempty = F_if.almostempty;
36          FIFO_tr.underflow = F_if.underflow;

```

```
37   fork
38   begin
39     FIFO_cvr.sample_data(FIFO_tr);
40   end
41
42   begin
43     FIFO_scr.check_data (FIFO_tr);
44   end
45   join
46
47   if(test_finished==1)begin
48     $display("%t: at end of test error count is %0d and correct count = %0d", $time, error_count, correct_count);
49     $stop;
50   end
51   end
52
53 end
54
55 endmodule
```

Design code:

```
1  ///////////////////////////////////////////////////////////////////
2  // Author: Kareem Waseem
3  // Course: Digital Verification using SV & UVM
4  //
5  // Description: FIFO Design
6  //
7  ///////////////////////////////////////////////////////////////////
8  module FIFO(FIFO_if.DUT F_if);
9  parameter FIFO_WIDTH = 16;
10 parameter FIFO_DEPTH = 8;
11 logic [FIFO_WIDTH-1:0] data_in;
12 logic clk, rst_n, wr_en, rd_en;
13 logic [FIFO_WIDTH-1:0] data_out;
14 logic wr_ack, overflow;
15 logic full, empty, almostfull, almostempty, underflow;
16
17 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
18
19 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
20
21 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
22 reg [max_fifo_addr:0] count;
23
24 assign clk = F_if.clk;
25 assign data_in = F_if.data_in;
26 assign rst_n = F_if.rst_n;
27 assign wr_en = F_if.wr_en;
28 assign rd_en = F_if.rd_en;
29 assign F_if.data_out = data_out;
30 assign F_if.wr_ack = wr_ack;
31 assign F_if.overflow = overflow;
32 assign F_if.full = full;
33 assign F_if.empty = empty;
34 assign F_if.almostfull = almostfull;
35 assign F_if.almostempty = almostempty;
36 assign F_if.underflow = underflow;
```

```

38  always @(posedge clk or negedge rst_n) begin
39      if (!rst_n) begin
40          wr_ptr <= 0;
41          overflow <= 0;
42          underflow <= 0; //underflow is sure to be low as no operations occur other than rst
43          wr_ack <= 0; //wr_ack is sure to be low as no operations occur other than rst
44      end
45      else if (wr_en && count < FIFO_DEPTH) begin
46          mem[wr_ptr] <= data_in;
47          wr_ack <= 1;
48          wr_ptr <= wr_ptr + 1;
49          overflow <= 0; //no overflow occurs if write happens
50      end
51      else begin
52          wr_ack <= 0;
53          if (full && wr_en)
54              overflow <= 1;
55          else
56              overflow <= 0;
57      end
58  end
59
60  always @(posedge clk or negedge rst_n) begin
61      if (!rst_n) begin
62          rd_ptr <= 0;
63      end
64      else if (rd_en && count != 0) begin
65          data_out <= mem[rd_ptr];
66          rd_ptr <= rd_ptr + 1;
67          underflow <= 0; //no underflow occurs if read happens
68      end
69      else begin //added this else as underflow is a sequential signal not combinational
70          if ((empty && rd_en))
71              underflow <= 1;
72          else
73              underflow <= 0;
74      end

```

```

74     end
75 end
76
77 always @(posedge clk or negedge rst_n) begin
78     if (!rst_n) begin
79         count <= 0;
80     end
81     else begin
82         if (({wr_en, rd_en} == 2'b10) && !full)
83             count <= count + 1;
84         else if (({wr_en, rd_en} == 2'b01) && !empty)
85             count <= count - 1;
86         else if (({wr_en, rd_en} == 2'b11) && empty)//added this case as only write happens which should increment the counter
87             count <= count + 1;
88         else if (({wr_en, rd_en} == 2'b11) && full)//added this case as only read happens which should decrement the counter
89             count <= count - 1;
90     end
91 end
92
93 assign full = (count == FIFO_DEPTH)? 1 : 0;
94 assign empty = (count == 0)? 1 : 0;
95 //assign underflow = (empty && rd_en)? 1 : 0;
96 assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;//changed from FIFO_DEPTH-2 to FIFO_DEPTH-1
97 assign almostempty = (count == 1)? 1 : 0;
98
99 property p_rst;
100 | @(negedge clk) ((rst_n==0) |-> (rd_ptr==0 && wr_ptr==0 && count==0 && full==0 && empty==1 && almostfull==0 && almostempty==0));
101 endproperty
102
103 property p_full;
104 | @(posedge clk) ((count==FIFO_DEPTH) |-> (full==1 && empty==0 && almostfull==0 && almostempty==0));
105 endproperty
106

```

```

107 property p_almostfull;
108 | @(posedge clk) ((count==FIFO_DEPTH-1) |-> (full==0 && empty==0 && almostfull==1 && almostempty==0));
109 endproperty
110
111 property p_almostempty;
112 | @(posedge clk) ((count==1) |-> (full==0 && empty==0 && almostfull==0 && almostempty==1));
113 endproperty
114
115 property p_empty;
116 | @(posedge clk) ((count==0) |-> (full==0 && empty==1 && almostfull==0 && almostempty==0));
117 endproperty
118
119 property p_underflow;
120 | @(posedge clk) disable iff (!rst_n)((rd_en && empty) |=> (underflow==1));
121 endproperty
122
123 property p_overflow;
124 | @(posedge clk) disable iff (!rst_n)((wr_en && full) |=> (overflow==1));
125 endproperty
126
127 property p_rd_ptr;
128 | @(posedge clk) disable iff (!rst_n)((rd_en && !empty) |=> (rd_ptr==$past(rd_ptr)+1'b1));
129 endproperty
130
131 property p_wr_ptr;
132 | @(posedge clk) disable iff (!rst_n)((wr_en && !full) |=> (wr_ptr==$past(wr_ptr)+1'b1));
133 endproperty
134
135 rst_assertion: assert property(p_rst);
136 full_assertion: assert property(p_full);
137 almostfull_assertion: assert property(p_almostfull);
138 almostempty_assertion: assert property(p_almostempty);
139 empty_assertion: assert property(p_empty);
140 underflow_assertion: assert property(p_underflow);

```

```

139 empty_assertion: assert property(p_empty);
140 underflow_assertion: assert property(p_underflow);
141 overflow_assertion: assert property(p_overflow);
142 rd_ptr_assertion: assert property(p_rd_ptr);
143 wr_ptr_assertion: assert property(p_wr_ptr);
144
145 rst_cover: cover property(p_rst);
146 full_cover: cover property(p_full);
147 almostfull_cover: cover property(p_almostfull);
148 almostempty_cover: cover property(p_almostempty);
149 empty_cover: cover property(p_empty);
150 underflow_cover: cover property(p_underflow);
151 overflow_cover: cover property(p_overflow);
152 rd_ptr_cover: cover property(p_rd_ptr);
153 wr_ptr_cover: cover property(p_wr_ptr);
154
155 endmodule


```

Bugs were found in lines 42,43,49,67,69,86-89,95 . comments are written in the code to explain the change and why it was required.

Verification plan:

	A	B	C	D	E
	Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
1	FIFO_1	when rst_n is low ,the FIFO pointers and count should be low.	directed at start of simulation then Randomized under constraints that drive the rst_n to be high 97% of the time		A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to check for functionality
2	FIFO_2	when wr_en is high and FIFO is not full , data_in should be stored in FIFO with the wr_ack turning high and the wr_ptr incrementing, and if full then wr_en should be ignored with the overflow signal turning high.	Randomized under constraints that drive the wr_en to be high 70% of the time	helps in cross_covering all bin combinations of wr_en, rd_en and all output signals except for specified illegal_bins	A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to check for full and almostfull signals as they re combinational, and concurrent assertions to check for overflow and wr_ptr signals.
3	FIFO_3	when rd_en is high and FIFO is not empty, data_out should be earliest data_in that was written and not read before, and the rd_ptr should increment, and if empty then rd_en should be ignored with the underflow signal turning high.	Randomized under constraints that drive the rd_en to be high 30% of the time	helps in cross_covering all bin combinations of wr_en, rd_en and all output signals except for specified illegal_bins	A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to check for empty and almostempty signals as they re combinational, and concurrent assertions to check for underflow and rd_ptr signals.
4					

Do file:

 FIFO.do - Notepad

File Edit Format View Help

```
\lib work
vlog FIFO.sv FIFO_shared_pkg.sv FIFO_constraints_package.sv FIFO_coverage_package.sv FIFO_interface.sv FIFO_scoreboz
vsim -voptargs=+acc work.FIFO_top -cover
add wave *
add wave -position insertpoint \
sim:/FIFO_top/dut/data_in \
sim:/FIFO_top/dut/clk \
sim:/FIFO_top/dut/rst_n \
sim:/FIFO_top/dut/wr_en \
sim:/FIFO_top/dut/rd_en \
sim:/FIFO_top/dut/data_out \
sim:/FIFO_top/dut/wr_ack \
sim:/FIFO_top/dut/overflow \
sim:/FIFO_top/dut/full \
sim:/FIFO_top/dut/empty \
sim:/FIFO_top/dut/almostfull \
sim:/FIFO_top/dut/almostempty \
sim:/FIFO_top/dut/underflow \
sim:/FIFO_top/dut/mem \
sim:/FIFO_top/dut/wr_ptr \
sim:/FIFO_top/dut/rd_ptr \
sim:/FIFO_top/dut/count
add wave -position insertpoint \
sim:/FIFO_top/mon/FIFO_scr
add wave -position insertpoint \
sim:/FIFO_top/mon/FIFO_tr
coverage save FIFO_top.ucdb -onexit
run -all
```


Coverage:

```
=====
=== Instance: /FIFO_top/dut
=== Design Unit: work.FIFO
=====
```

Assertion Coverage:

Assertions	9	9	0	100.00%
Name	File(Line)	Failure Count	Pass Count	
/FIFO_top/dut/rst_assertion	FIFO.sv(135)	0	1	
/FIFO_top/dut/full_assertion	FIFO.sv(136)	0	1	
/FIFO_top/dut/almostfull_assertion	FIFO.sv(137)	0	1	
/FIFO_top/dut/almostempty_assertion	FIFO.sv(138)	0	1	
/FIFO_top/dut/empty_assertion	FIFO.sv(139)	0	1	
/FIFO_top/dut/underflow_assertion	FIFO.sv(140)	0	1	
/FIFO_top/dut/overflow_assertion	FIFO.sv(141)	0	1	
/FIFO_top/dut/rd_ptr_assertion	FIFO.sv(142)	0	1	
/FIFO_top/dut/wr_ptr_assertion	FIFO.sv(143)	0	1	

Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	25	25	0	100.00%

=====Branch Details=====

Branch Coverage for instance /FIFO_top/dut

Line	Item	Count	Source
-----	----	-----	-----
File FIFO.sv			
-----IF Branch-----			
39		1033	Count coming in to IF
39	1	63	if (!rst_n) begin
45	1	479	else if (wr_en && count < FI
51	1	491	else begin

Branch totals: 3 hits of 3 branches = 100.00%

-----IF Branch-----			
53		491	Count coming in to IF
53	1	11	if (full && wr_en)
55	1	480	else

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----			
61		937	Count coming in to IF
61	1	63	if (!rst_n) begin
64	1	407	else if (rd_en && count != 0
69	1	467	else begin //added this else

Branch totals: 3 hits of 3 branches = 100.00%

Condition Coverage:

Enabled Coverage	Bins	Covered	Misses	Coverage
-----	----	-----	-----	-----
Conditions	24	24	0	100.00%

=====Condition Details=====

Condition Coverage for instance /FIFO_top/dut --

File FIFO.sv

-----Focused Condition View-----

Line 45 Item 1 (wr_en && (count < 8))

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
-----	-----	-----	-----
wr_en	Y		
(count < 8)	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
-----	-----	-----	-----
Row 1:	1	wr_en_0	-
Row 2:	1	wr_en_1	(count < 8)
Row 3:	1	(count < 8)_0	wr_en
Row 4:	1	(count < 8)_1	wr_en

-----Focused Condition View-----

Line 53 Item 1 (full && wr_en)

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
-----	-----	-----	-----
full	Y		
wr_en	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
-----	-----	-----	-----
Row 1:	1	full_0	-
Row 2:	1	full_1	wr_en
Row 3:	1	wr_en_0	full
Row 4:	1	wr_en_1	full

Directive Coverage:
 Directives 9 9 0 100.00%

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/FIFO_top/dut/rst_cover	FIFO	Verilog	SVA	FIFO.sv(145)	31	Covered
/FIFO_top/dut/full_cover	FIFO	Verilog	SVA	FIFO.sv(146)	18	Covered
/FIFO_top/dut/almostfull_cover	FIFO	Verilog	SVA	FIFO.sv(147)	40	Covered
/FIFO_top/dut/almostempty_cover	FIFO	Verilog	SVA	FIFO.sv(148)	229	Covered
/FIFO_top/dut/empty_cover	FIFO	Verilog	SVA	FIFO.sv(149)	222	Covered
/FIFO_top/dut/underflow_cover	FIFO	Verilog	SVA	FIFO.sv(150)	91	Covered
/FIFO_top/dut/overflow_cover	FIFO	Verilog	SVA	FIFO.sv(151)	11	Covered
/FIFO_top/dut/rd_ptr_cover	FIFO	Verilog	SVA	FIFO.sv(152)	391	Covered
/FIFO_top/dut/wr_ptr_cover	FIFO	Verilog	SVA	FIFO.sv(153)	465	Covered

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	34	34	0	100.00%

=====Statement Details=====

Statement Coverage for instance /FIFO_top/dut --

Line	Item	Count	Source
8			module FIFO(FIFO_if.DUT F_if);
9			parameter FIFO_WIDTH = 16;
10			parameter FIFO_DEPTH = 8;
11			logic [FIFO_WIDTH-1:0] data_in;
12			logic clk, rst_n, wr_en, rd_en;
13			logic [FIFO_WIDTH-1:0] data_out;
14			logic wr_ack, overflow;
15			logic full, empty, almostfull, almostempty, underflow;
16			
17			localparam max_fifo_addr = \$clog2(FIFO_DEPTH);
18			
19			reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
20			
21			reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Toggles	106	106	0	100.00%

=====Toggle Details=====

Toggle Coverage for instance /FIFO_top/dut --

Node	1H->0L	0L->1H	"Coverage"
-----	-----	-----	-----
almostempty	1	1	100.00
almostfull	1	1	100.00
clk	1	1	100.00
count[3-0]	1	1	100.00
data_in[15-0]	1	1	100.00
data_out[15-0]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd_en	1	1	100.00
rd_ptr[2-0]	1	1	100.00
rst_n	1	1	100.00
underflow	1	1	100.00
wr_ack	1	1	100.00
wr_en	1	1	100.00
wr_ptr[2-0]	1	1	100.00

Total Node Count = 53

Toggled Node Count = 53

Untoggled Node Count = 0


Toggle Coverage = 100.00% (106 of 106 bins)



bin auto[1]	100.00%	100	-	Covered
Coverpoint empty	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	807	1	-	Covered
bin auto[1]	194	1	-	Covered
Coverpoint almostfull	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	960	1	-	Covered
bin auto[1]	41	1	-	Covered
Coverpoint underflow	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	907	1	-	Covered
bin auto[1]	94	1	-	Covered
Coverpoint full	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	983	1	-	Covered
bin auto[1]	18	1	-	Covered
Coverpoint wr_ack	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	522	1	-	Covered
bin auto[1]	479	1	-	Covered
Cross wr_ack_cvr	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	244	1	-	Covered
bin <auto[1],auto[0],auto[1]>	235	1	-	Covered
bin <auto[1],auto[1],auto[0]>	12	1	-	Covered
bin <auto[0],auto[1],auto[0]>	254	1	-	Covered
bin <auto[1],auto[0],auto[0]>	12	1	-	Covered
bin <auto[0],auto[0],auto[0]>	244	1	-	Covered


bin <auto[0],auto[0],auto[0]>	244	1	-	Covered
Illegal and Ignore Bins:				
illegal_bin wr_wr_ack	0		-	ZERO
Cross overflow_cvr	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	8	1	-	Covered
bin <auto[1],auto[0],auto[1]>	3	1	-	Covered
bin <auto[1],auto[1],auto[0]>	248	1	-	Covered
bin <auto[0],auto[1],auto[0]>	254	1	-	Covered
bin <auto[1],auto[0],auto[0]>	244	1	-	Covered
bin <auto[0],auto[0],auto[0]>	244	1	-	Covered
Illegal and Ignore Bins:				
illegal_bin write_overflow	0		-	ZERO
Cross full_cvr	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[0]>	256	1	-	Covered
bin <auto[0],auto[1],auto[0]>	254	1	-	Covered
bin <auto[1],auto[0],auto[1]>	13	1	-	Covered
bin <auto[1],auto[0],auto[0]>	234	1	-	Covered
bin <auto[0],auto[0],auto[1]>	5	1	-	Covered
bin <auto[0],auto[0],auto[0]>	239	1	-	Covered
Illegal and Ignore Bins:				
illegal_bin read_full	0		-	ZERO
Cross empty_cvr	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	4	1	-	Covered
bin <auto[0],auto[1],auto[1]>	111	1	-	Covered
bin <auto[1],auto[0],auto[1]>	9	1	-	Covered
bin <auto[0],auto[0],auto[1]>	70	1	-	Covered
bin <auto[1],auto[1],auto[0]>	252	1	-	Covered
bin <auto[0],auto[1],auto[0]>	143	1	-	Covered


bin <auto[1],auto[1],auto[0]>	232	1	-	Covered
bin <auto[0],auto[1],auto[0]>	143	1	-	Covered
bin <auto[1],auto[0],auto[0]>	238	1	-	Covered
bin <auto[0],auto[0],auto[0]>	174	1	-	Covered
Cross almostfull_cvr	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	15	1	-	Covered
bin <auto[0],auto[1],auto[1]>	2	1	-	Covered
bin <auto[1],auto[0],auto[1]>	15	1	-	Covered
bin <auto[0],auto[0],auto[1]>	9	1	-	Covered
bin <auto[1],auto[1],auto[0]>	241	1	-	Covered
bin <auto[0],auto[1],auto[0]>	252	1	-	Covered
bin <auto[1],auto[0],auto[0]>	232	1	-	Covered
bin <auto[0],auto[0],auto[0]>	235	1	-	Covered
Cross almostempty_cvr	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	96	1	-	Covered
bin <auto[0],auto[1],auto[1]>	36	1	-	Covered
bin <auto[1],auto[0],auto[1]>	40	1	-	Covered
bin <auto[0],auto[0],auto[1]>	69	1	-	Covered
bin <auto[1],auto[1],auto[0]>	160	1	-	Covered
bin <auto[0],auto[1],auto[0]>	218	1	-	Covered
bin <auto[1],auto[0],auto[0]>	207	1	-	Covered
bin <auto[0],auto[0],auto[0]>	175	1	-	Covered
Cross underflow_cvr	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	46	1	-	Covered
bin <auto[1],auto[1],auto[0]>	210	1	-	Covered
bin <auto[0],auto[1],auto[1]>	48	1	-	Covered
bin <auto[0],auto[1],auto[0]>	206	1	-	Covered
bin <auto[1],auto[0],auto[0]>	247	1	-	Covered
bin <auto[0],auto[0],auto[0]>	244	1	-	Covered
Cross underflow_cvr	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	46	1	-	Covered
bin <auto[1],auto[1],auto[0]>	210	1	-	Covered
bin <auto[0],auto[1],auto[1]>	48	1	-	Covered
bin <auto[0],auto[1],auto[0]>	206	1	-	Covered
bin <auto[1],auto[0],auto[0]>	247	1	-	Covered
bin <auto[0],auto[0],auto[0]>	244	1	-	Covered
Illegal and Ignore Bins:				
illegal_bin read_full	0		-	ZERO

Questasim Snippets:









The image shows a screenshot of a VSIM Transcript window. The window has a title bar with the text "Transcript" and standard window controls (minimize, maximize, close). Below the title bar is a menu bar with the options "File", "Edit", "View", "Bookmarks", "Window", and "Help". Underneath the menu bar is a toolbar containing various icons for file operations (like open, save, print) and simulation controls (like run, stop, step). The main area of the window is a text editor displaying the following text:

```
# Loading work.FIFO_coverage_package(fast)
# Loading work.FIFO_monitor(fast)
#           2002: at end of test error count is 0 and correct count = 1001
# ** Note: $stop      : FIFO_monitor.sv(53)
#   Time: 2002 ns   Iteration: 1   Instance: /FIFO_top/mon
# Break in Module FIFO_monitor at FIFO_monitor.sv line 53

VSIM 5>]
```