Project 1

Design Code:

```
module DSP48A1 (A,B,C,D,CARRYIN,BCIN,M,P,CARRYOUT,CARRYOUTF,CLK,OPMODE,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,
     input[17:0]A,B,D;
     input[7:0]OPMODE;
    input[17:0]BCIN;
    input[47:0]C,PCIN;
    input CARRYIN,CLK,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;
    output[47:0]PCOUT,P;
8 output[17:0]BCOUT;
9 output[35:0]M;
    output CARRYOUT,CARRYOUTF;
parameter AOREG=1 ,A1REG=1 ,B0REG=1 ,B1REG=1;
parameter CREG=1, DREG=1, MREG=1, PREG=1, CARRYINREG=1, CARRYOUTREG=1, OPMODEREG=1;
    parameter CARRYINSEL="OPMODE5";
parameter B_INPUT="DIRECT";
16 parameter RSTTYPE="SYNC";
18 wire CIN,cout;
19 reg CINbegin;
    wire[7:0]out_OPMODEmux;
    wire[35:0]out_multiplier;
22 wire [17:0]out_Dmux,out_Bmux,out_Amux,out_adder1,out_adder_mux,multiplierin1_mux,out_Amux2;
    wire [47:0]out_Cmux,X,Z,out_adder2;
    reg_mux_8 m0(OPMODE,CLK,CEOPMODE,RSTOPMODE,out_OPMODEmux);
    reg_mux_18 m1(D,CLK,CED,RSTD,out_Dmux);
    if(B_INPUT=="DIRECT")
30 reg mux 18 m2(B,CLK,CEB,RSTB,out Bmux);
    else if(B_INPUT=="CASCADE")
    reg_mux_18 m3(BCIN,CLK,CEB,RSTB,out_Bmux);
    assign out_Bmux=0;
```

```
reg_mux_18 m4(A,CLK,CEA,RSTA,out_Amux);
reg_mux_48 m5(C,CLK,CEC,RSTC,out_Cmux);
Pre_Adder_Subtracter n1(out_Dmux,out_Bmux,out_OPMODEmux[6],out_adder1);
mux_2in n2(out_Bmux,out_adder1,out_OPMODEmux[4],out_adder_mux);
reg_mux_18 r1(out_adder_mux,CLK,CEA,RSTA,multiplierin1_mux);
reg_mux_18 r2(out_Amux,CLK,CEA,RSTA,out_Amux2);
multiplier r3(multiplierin1_mux,out_Amux2,out_multiplier);
assign BCOUT=multiplierin1_mux;
reg_mux_36 e1(out_multiplier,CLK,CEM,RSTM,M);
always@(*)begin
if(CARRYINSEL=="OPMODE5")
CINbegin=out_OPMODEmux[5];
CINbegin=CARRYIN;
reg_mux_1 e2(CINbegin,CLK,CECARRYIN,RSTCARRYIN,CIN);
mux_4in s1(48'h000000000000, {12'h0000,M},P,{D[11:0],A[17:0],B[17:0]},out_OPMODEmux[1:0],X);
mux_4in s2(48'h000000000000,PCIN,P,out_Cmux,out_OPMODEmux[3:2],Z);
Post_Adder_Subtracter_48 z1(Z,X,CIN,out_OPMODEmux[7],cout,out_adder2);
reg_mux_1 z2(cout,CLK,CECARRYIN,RSTCARRYIN,CARRYOUT);
assign CARRYOUTF=CARRYOUT;
reg_mux_48 z3(out_adder2,CLK,CEP,RSTP,P);
assign PCOUT=P;
endmodule
```

```
module Pre_Adder_Subtracter(in1,in2,opmode,out);
input [17:0]in1,in2;
input opmode;
output [17:0]out;

assign out =(opmode==1)?(in1-in2):(in1+in2);
endmodule
```

```
1 module multiplier(in1,in2,out);
2 input [17:0]in1,in2;
3 output [35:0]out;
4
5 assign out = in1*in2;
6 endmodule
```

```
module Post_Adder_Subtracter_48(in1,in2,cin,opmode,cout,out);
input [47:0]in1,in2;
input cin;
input opmode;
output [47:0]out;
output cout;

assign {cout,out}=(opmode==1)?(in1-(in2+cin)):(in1+in2+cin);
endmodule
```

Note: there are multiple variations of the following modules for each bitwidth instead of using a parameter to make tracing easier

```
module reg_mux_18(in,CLK,CE,RST,out);
input [17:0]in;
input CLK,CE,RST;
output [17:0]out;
reg [17:0] REG out;
parameter REG=1;
parameter RSTTYPE="SYNC";
assign out =(REG==1)?REG_out:in;
generate
if(RSTTYPE=="SYNC")begin
  always@(posedge CLK)begin
  if(CE==1)begin
  if(RST==1)
  REG out<=0;
  else
  REG out<=in;
 end
 end
end
else begin
always@(posedge CLK or posedge RST)begin
   if(RST==1)
   REG out<=0;
  else begin
   if(CE==1)
    REG out<=in;</pre>
   end
end
end
endgenerate
endmodule
```

```
module mux_4in(in1,in2,in3,in4,opmode,out);
input[47:0]in1,in2,in3,in4;
input[1:0]opmode;
output reg [47:0]out;

always@(*)begin
    case(opmode)
    2'b00:out=in1;
    2'b01:out=in2;
    2'b10:out=in3;
    2'b11:out=in4;
    endcase
end
endmodule
```

Testbench code:

```
module DSP48A1_tb ();
reg[17:0]A,B,D;
reg[7:0]OPMODE;
reg[17:0]BCIN;
reg[47:0]C,PCIN;
reg CARRYIN,CLK,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;
wire[47:0]PCOUT,P;
wire[17:0]BCOUT;
wire[35:0]M;
wire CARRYOUT, CARRYOUTF;
 CLK=0;
   #1 CLK=~CLK;
DSP48A1 dut(A,B,C,D,CARRYIN,BCIN,M,P,CARRYOUT,CARRYOUTF,CLK,OPMODE,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCAR
 {A,B,D,OPMODE,BCIN,C,PCIN,CARRYIN,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP}=0;
 {CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP}=8'b000000000;
@(negedge CLK);
```

```
29
     //rst effect
     {CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP}=8'b11111111;
     {RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP}=8'b11111111;
     A=$random;
     B=$random;
     D=$random;
     OPMODE=$random;
     BCIN=$random;
    C=$random;
    PCIN=$random;
    CARRYIN=$random;
    repeat(10)
     @(negedge CLK);
    //OPMODE effect
     {CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP}=8'b11111111;
     {RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP}=8'b000000000;
     //value examples
     A=24;
     B=35;
     D=56;
     BCIN=1;
    C=1463;
     PCIN=1238;
    CARRYIN=1;
    OPMODE=8'b11111101;
     //P=Z(C)-(X((B-D)*A)+CIN)
     repeat(10)
     @(negedge CLK);
     OPMODE=8'b01111111;
    //P=Z(C)+(X(concatenation result)+CIN)
    repeat(10)
     @(negedge CLK);
```

```
63
64 OPMODE=8'b01001101;
65 //P=Z(C)+(X(B*A)+CIN(0))
66 repeat(10)
67 @(negedge CLK);
68
69 //testing carryout
70 OPMODE=8'b00111110;
71 C=48'hfffffffffff;
72 //P=Z(C)+(X((B+D)*A)+CIN(1))
73 repeat(10)
74 @(negedge CLK);
75
76 $stop;
77 end
78 endmodule
```


Do file:

```
project1.do - Notepad
File Edit Format View Help
vlog DSPR.v DSPR tb.v
vsim -voptargs=+acc DSP48A1 tb
add wave -position insertpoint\
sim:/DSP48A1 tb/A\
sim:/DSP48A1 tb/B\
sim:/DSP48A1 tb/D\
sim:/DSP48A1 tb/OPMODE\
sim:/DSP48A1 tb/BCIN\
sim:/DSP48A1 tb/C\
sim:/DSP48A1 tb/PCIN\
sim:/DSP48A1 tb/CARRYIN\
sim:/DSP48A1 tb/CLK\
sim:/DSP48A1 tb/CEA\
sim:/DSP48A1 tb/RSTA\
sim:/DSP48A1 tb/PCOUT\
sim:/DSP48A1 tb/P\
sim:/DSP48A1 tb/BCOUT\
sim:/DSP48A1 tb/M\
sim:/DSP48A1 tb/CARRYOUT\
sim:/DSP48A1 tb/CARRYOUTF
run -all
#quit -sim
```


simulation:

note:I have shown only CEA and RSTA as all other CE and RST signals have the same value to make tracing easier

CE=0 for all signals



CE=1 and RST=1 for all signals




CE=1 and RST=0 for all signals


A=24;B=35;D=56;BCIN=1;C=1463;PCIN=1238;CARRYIN=1;

OPMODE=8'b11111101;

//P=Z(C)-(X((B-D)*A)+CIN), note: correct output after 4 clk cycles equal to the number of flipflops




OPMODE=8'b01111111; //P=Z(C)+(X(concatenation result)+CIN)




OPMODE=8'b01001101;

//P=Z(C)+(X(B*A)+CIN(0))



OPMODE=8'b00111110;C=48'hfffffffff;

//P=Z(C)+(X((B+D)*A)+CIN(1))



Vivadoo:

Constraints file:

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]
```


```
## Configuration options, can be used for all designs
                            set property CONFIG VOLTAGE 3.3 [current design]
                            set_property CFGBVS VCCO [current_design]
## SPI configuration mode options for QSPI boot, can be used for all designs
                          set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
                          set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
                          set_property CONFIG_MODE SPIx4 [current_design]
                          create_debug_core u_ila_0 ila
                          set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
                         set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0] set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
                          set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
                          set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
                          set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
                          set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
                          set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
                          set_property port_width 1 [get_debug_ports u_ila_0/clk]
                          connect_debug_port u_ila_0/clk [get_nets [list CLK_IBUF_BUFG]]
                          set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
                           set_property port_width 18 [get_debug_ports u_ila_0/probe0]
                          connect\_debug\_port\ u\_ila\_\emptyset/probe\emptyset\ [get\_nets\ [list\ \{BCOUT\_OBUF[0]\}\ \{BCOUT\_OBUF[1]\}\ \{BCOUT\_OBUF[2]\}\ \{BCOUT\_OBUF[3]\}\ \{
                          create_debug_port u_ila_0 probe
                          set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
                          set_property port_width 48 [get_debug_ports u_ila_0/probe1]
                         connect\_debug\_port\ u\_ila\_0/probe1\ [get\_nets\ [list\ \{C\_IBUF[0]\}\ \{C\_IBUF[1]\}\ \{C\_IBUF[2]\}\ \{C\_IBUF[3]\}\ \{C\_IBUF[4]\}\ \{C\_IBUF[5]\}\ \{
                          create debug port u ila 0 probe
                          set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
                          set_property port_width 18 [get_debug_ports u_ila_0/probe2]
                         connect\_debug\_port\ u\_ila\_0/probe2\ [get\_nets\ [list\ \{A\_IBUF[0]\}\ \{A\_IBUF[1]\}\ \{A\_IBUF[2]\}\ \{A\_IBUF[3]\}\ \{A\_IBUF[4]\}\ \{A\_IBUF[5]\}\}
                          create_debug_port u_ila_0 probe
                          set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
                          set_property port_width 18 [get_debug_ports u_ila_0/probe3]
                          connect\_debug\_port\ u\_ila\_0/probe3\ [get\_nets\ [list\ \{B\_IBUF[0]\}\ \{B\_IBUF[1]\}\ \{B\_IBUF[2]\}\ \{B\_IBUF[3]\}\ \{B\_IBUF[4]\}\ \{B\_IBUF[5]\}\ \{
                         create debug port u ila 0 probe
```


```
 connect\_debug\_port\ u\_ila\_\emptyset/probe3\ [get\_nets\ [list\ \{B\_IBUF[0]\}\ \{B\_IBUF[1]\}\ \{B\_IBUF[2]\}\ \{B\_IBUF[3]\}\ \{B\_IBUF[4]\}\ \{B\_IBUF[5]\}\ \{B\_IBUF[4]\}\ 
187
                                    create_debug_port u_ila_0 probe
                                     set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
                                     set_property port_width 18 [get_debug_ports u_ila_0/probe4]
                                   connect\_debug\_port\ u\_ila\_\theta/probe4\ [get\_nets\ [list\ \{D\_IBUF[\theta]\}\ \{D\_IBUF[1]\}\ \{D\_IBUF[2]\}\ \{D\_IBUF[3]\}\ \{D\_IBUF[4]\}\ \{D\_IBUF[5]\}\ \{D\_IBUF[4]\}\ \{
                                   create_debug_port u_ila_0 probe
                                   set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
                                   set_property port_width 36 [get_debug_ports u_ila_0/probe5]
                                    connect\_debug\_port\ u\_ila\_0/probe5\ [get\_nets\ [list\ \{M\_OBUF[0]\}\ \{M\_OBUF[1]\}\ \{M\_OBUF[2]\}\ \{M\_OBUF[3]\}\ \{M\_OBUF[3]\}\ \{M\_OBUF[3]\}\ \{M\_OBUF[4]\}\ \{
                                   create_debug_port u_ila_0 probe
                                    set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
                                     set_property port_width 48 [get_debug_ports u_ila_0/probe6]
                                   connect\_debug\_port\ u\_ila\_0/probe6\ [get\_nets\ [list\ \{PCIN\_IBUF[0]\}\ \{PCIN\_IBUF[1]\}\ \{PCIN\_IBUF[2]\}\ \{PCIN\_IBUF[3]\}\ \{PCIN\_IBUF[4]\}\}
                                   create_debug_port u_ila_0 probe
                                    set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
                                    set_property port_width 8 [get_debug_ports u_ila_0/probe7]
                                   connect\_debug\_port\ u\_ila\_0/probe7\ [get\_nets\ [list\ \{OPMODE\_IBUF[0]\}\ \{OPMODE\_IBUF[1]\}\ \{OPMODE\_IBUF[2]\}\ \{OPMODE\_IBUF[3]\}\ \{OPMODE\_IB
                                   create_debug_port u_ila_0 probe
                                    set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
                                   set_property port_width 48 [get_debug_ports u_ila_//probe8] connect_debug_port u_ila_0/probe8 [get_nets [list {PCOUT_OBUF[0]} {PCOUT_OBUF[1]} {PCOUT_OBUF[2]} {PCOUT_OBUF[3]} 
                                   create_debug_port u_ila_0 probe
                                   set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
                                   set_property port_width 1 [get_debug_ports u_ila_0/probe9]
                                   connect_debug_port u_ila_0/probe9 [get_nets [list CARRYOUTF_OBUF]]
                                   create_debug_port u_ila_0 probe
                                    set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
                                    set_property port_width 1 [get_debug_ports u_ila_0/probe10]
                                   connect_debug_port u_ila_0/probe10 [get_nets [list CEA_IBUF]]
                                   create_debug_port u_ila_0 probe
                                   set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
                                     set_property port_width 1 [get_debug_ports u_ila_0/probe11]
                                   connect_debug_port u_ila_0/probe11 [get_nets [list CEB_IBUF]]
                                   create_debug_port u_ila_0 probe
                                    set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
                                   set_property port_width 1 [get_debug_ports u_ila_0/probe12]
```


```
create_debug_port_u_iia_0 probe
220
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
      set property port width 1 [get debug ports u ila 0/probe12]
      connect_debug_port u_ila_0/probe12 [get_nets [list CEC_IBUF]]
      create debug port u ila 0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
      set property port width 1 [get debug ports u ila 0/probe13]
      connect_debug_port u_ila_0/probe13 [get_nets [list CECARRYIN_IBUF]]
      create debug port u ila 0 probe
      set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe14]
      set property port width 1 [get debug ports u ila 0/probe14]
      connect debug port u ila_0/probe14 [get_nets [list CED_IBUF]]
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
      set_property port_width 1 [get_debug_ports u_ila_0/probe15]
      connect debug port u ila 0/probe15 [get nets [list CEM IBUF]]
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
      set_property port_width 1 [get_debug_ports u_ila_0/probe16]
      connect debug port u ila 0/probe16 [get nets [list CEOPMODE IBUF]]
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
      set_property port_width 1 [get_debug_ports u_ila_0/probe17]
      connect_debug_port u_ila_0/probe17 [get_nets [list CEP_IBUF]]
      create debug port u ila 0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
      set_property port_width 1 [get_debug_ports u_ila_0/probe18]
      connect_debug_port u_ila_0/probe18 [get_nets [list CLK_IBUF]]
      create debug port u ila 0 probe
      set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe19]
      set_property port_width 1 [get_debug_ports u_ila_0/probe19]
      connect_debug_port u_ila_0/probe19 [get_nets [list RSTA_IBUF]]
      create debug port u ila 0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
      set property port width 1 [get debug ports u ila 0/probe20]
      connect_debug_port u_ila_0/probe20 [get_nets [list RSTB_IBUF]]
      create debug port u ila 0 probe
```

```
255
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
      set_property port_width 1 [get_debug_ports u_ila_0/probe21]
      connect_debug_port u_ila_0/probe21 [get_nets [list RSTC_IBUF]]
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
      set_property port_width 1 [get_debug_ports u_ila_0/probe22]
      connect_debug_port u_ila_0/probe22 [get_nets [list RSTCARRYIN_IBUF]]
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
      set_property port_width 1 [get_debug_ports u_ila_0/probe23]
      connect_debug_port u_ila_0/probe23 [get_nets [list RSTD_IBUF]]
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
      set_property port_width 1 [get_debug_ports u_ila_0/probe24]
      connect_debug_port u_ila_0/probe24 [get_nets [list RSTM_IBUF]]
      create debug port u ila 0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
      set_property port_width 1 [get_debug_ports u_ila_0/probe25]
      connect_debug_port u_ila_0/probe25 [get_nets [list RSTOPMODE_IBUF]]
      create debug port u ila 0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
      set_property port_width 1 [get_debug_ports u_ila_0/probe26]
      connect_debug_port u_ila_0/probe26 [get_nets [list RSTP_IBUF]]
      set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
      set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
      set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
      connect_debug_port dbg_hub/clk [get_nets CLK_IBUF_BUFG]
```


Elaborated design:








Synthesis:





	Q ₹ ♦ % Hierarc					
Hierarchy Summary Slice Logic	Name 1	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740	Bonded IOB (500)	BUFGCTRL (32)
✓ Slice LUTs (<1%)	∨ N DSP48A1	238	179	1	327	1
LUT as Logic (<1%)	# dbg_hub (dbg_hub_CV)	0	0	0	0	0
∨ Slice Registers (<1%)	e1 (reg_mux_36)	1	0	1	0	0
Register as Flip Flop (<	e2 (reg_mux_1)	1	1	0	0	0
Memory V DSP V DSPs (<1%) DSP48E1 only V IO and GT Specific	■ m0 (reg_mux_8)	194	8	0	0	0
	■ m1 (reg_mux_18)	1	18	0	0	0
	1 m2 (reg_mux_18_0)	19	18	0	0	0
	M4 (reg_mux_18_1)	1	18	0	0	0
∨ Bonded IOB (65%)	■ m5 (reg_mux_48)	1	48	0	0	0
IOB Master Pads	n2 (mux_2in)	18	0	0	0	0
Clocking	I r1 (reg_mux_18_2)	0	18	0	0	0
BUFGCTRL (3%)	1 r2 (reg_mux_18_3)	0	1	0	0	0
Specific Feature	<pre># u_ila_0 (u_ila_0_CV)</pre>	0	0	0	0	0
Primitives	z1 (Post_Adder_Subtra	0	0	0	0	0
Black Boxes	1 z2 (reg_mux_1_4)	1	1	0	0	0
u_ila_0_CV	I z3 (reg_mux_48_5)	1	48	0	0	0



implementation:

