

Project 1

Design Code:

```
1  module DSP48A1 (A,B,C,D,CARRYIN,BCIN,M,P,CARRYOUT,CARRYOUTF,CLK,OPMODE,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,  
2  input[17:0]A,B,D;  
3  input[7:0]OPMODE;  
4  input[17:0]BCIN;  
5  input[47:0]C,PCIN;  
6  input CARRYIN,CLK,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;  
7  output[47:0]PCOUT,P;  
8  output[17:0]BCOUT;  
9  output[35:0]M;  
10 output CARRYOUT,CARRYOUTF;  
11  
12 parameter A0REG=1,A1REG=1,B0REG=1,B1REG=1;  
13 parameter CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,CARRYOUTREG=1,OPMODEREG=1;  
14 parameter CARRYINSEL="OPMODE5";  
15 parameter B_INPUT="DIRECT";  
16 parameter RSTTYPE="SYNC";  
17  
18 wire CIN,cout;  
19 reg CINbegin;  
20 wire[7:0]out_OPMODEmux;  
21 wire[35:0]out_multiplier;  
22 wire [17:0]out_Dmux,out_Bmux,out_Amux,out_adder1,out_adder_mux,multiplierin1_mux,out_Amux2;  
23 wire [47:0]out_Cmux,X,Z,out_adder2;  
24 //stage 1  
25 reg_mux_8 m0(OPMODE,CLK,CEOPMODE,RSTOPMODE,out_OPMODEmux);  
26 reg_mux_18 m1(D,CLK,CED,RSTD,out_Dmux);  
27  
28 generate  
29 if(B_INPUT=="DIRECT")  
30 reg_mux_18 m2(B,CLK,CEB,RSTB,out_Bmux);  
31 else if(B_INPUT=="CASCADE")  
32 reg_mux_18 m3(BCIN,CLK,CEB,RSTB,out_Bmux);  
33 else  
34 assign out_Bmux=0;  
35 endgenerate
```

```

36
37 reg_mux_18 m4(A,CLK,CEA,RSTA,out_Amux);
38 reg_mux_48 m5(C,CLK,CEC,RSTC,out_Cmux);
39
40 //stage 2
41 Pre_Adder_Subtractor n1(out_Dmux,out_Bmux,out_OPMODEmux[6],out_adder1);
42 mux_2in n2(out_Bmux,out_adder1,out_OPMODEmux[4],out_adder_mux);
43
44 //stage 3
45 reg_mux_18 r1(out_adder_mux,CLK,CEA,RSTA,multiplierin1_mux);
46 reg_mux_18 r2(out_Amux,CLK,CEA,RSTA,out_Amux2);
47 multiplier r3(multiplierin1_mux,out_Amux2,out_multiplier);
48 assign BCOUT=multiplierin1_mux;
49
50 //stage 4
51 reg_mux_36 e1(out_multiplier,CLK,CEM,RSTM,M);
52 always@(*)begin
53 if(CARRYINSEL=="OPMODE5")
54 CINbegin=out_OPMODEmux[5];
55 else
56 CINbegin=CARRYIN;
57 end
58 reg_mux_1 e2(CINbegin,CLK,CECARRYIN,RSTCARRYIN,CIN);
59
60 //stage 5
61 mux_4in s1(48'h000000000000,{12'h0000,M},P,{D[11:0],A[17:0],B[17:0]},out_OPMODEmux[1:0],X);
62 mux_4in s2(48'h000000000000,PCIN,P,out_Cmux,out_OPMODEmux[3:2],Z);
63
64 //stage 6
65 Post_Adder_Subtractor_48 z1(Z,X,CIN,out_OPMODEmux[7],cout,out_adder2);
66 reg_mux_1 z2(cout,CLK,CECARRYIN,RSTCARRYIN,CARRYOUT);
67 assign CARRYOUTF=CARRYOUT;
68 reg_mux_48 z3(out_adder2,CLK,CEP,RSTP,P);
69 assign PCOUT=P;
70
71 endmodule

```

```

1 module Pre_Adder_Subtractor(in1,in2,opmode,out);
2 input [17:0]in1,in2;
3 input opmode;
4 output [17:0]out;
5
6 assign out =(opmode==1)?(in1-in2):(in1+in2);
7 endmodule

```

```
1 module multiplier(in1,in2,out);  
2   input [17:0]in1,in2;  
3   output [35:0]out;  
4  
5   assign out = in1*in2;  
6 endmodule
```

```
1 module Post_Adder_Subtractor_48(in1,in2,cin,opmode,cout,out);  
2   input [47:0]in1,in2;  
3   input cin;  
4   input opmode;  
5   output [47:0]out;  
6   output cout;  
7  
8   assign {cout,out}=(opmode==1)?(in1-(in2+cin)):(in1+in2+cin);  
9 endmodule
```

Note:there are multiple variations of the following modules for each bitwidth instead of using a parameter to make tracing easier

```
1 module reg_mux_18(in,CLK,CE,RST,out);
2   input [17:0]in;
3   input CLK,CE,RST;
4   output [17:0]out;
5   reg [17:0]REG_out;
6   parameter REG=1;
7   parameter RSTTYPE="SYNC";
8
9   assign out =(REG==1)?REG_out:in;
10
11 generate
12   if(RSTTYPE=="SYNC")begin
13     always@(posedge CLK)begin
14       if(CE==1)begin
15         if(RST==1)
16           REG_out<=0;
17         else
18           REG_out<=in;
19       end
20     end
21   end
22   else begin
23     always@(posedge CLK or posedge RST)begin
24       if(RST==1)
25         REG_out<=0;
26       else begin
27         if(CE==1)
28           REG_out<=in;
29       end
30     end
31   end
32 endgenerate
33 endmodule
```

```

module mux_4in(in1,in2,in3,in4,opmode,out);
input[47:0]in1,in2,in3,in4;
input[1:0]opmode;
output reg [47:0]out;

always@(*)begin
    case(opmode)
        2'b00:out=in1;
        2'b01:out=in2;
        2'b10:out=in3;
        2'b11:out=in4;
    endcase
end
endmodule

```

Testbench code:

```

1  module DSP48A1_tb ();
2  reg[17:0]A,B,D;
3  reg[7:0]OPMODE;
4  reg[17:0]BCIN;
5  reg[47:0]C,PCIN;
6  reg CARRYIN,CLK,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;
7  wire[47:0]PCOUT,P;
8  wire[17:0]BCOUT;
9  wire[35:0]M;
10 wire CARRYOUT,CARRYOUTF;
11
12
13 initial begin
14     CLK=0;
15     forever
16         #1 CLK=~CLK;
17 end
18
19 DSP48A1 dut(A,B,C,D,CARRYIN,BCIN,M,P,CARRYOUT,CARRYOUTF,CLK,OPMODE,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP);
20
21 initial begin
22     {A,B,D,OPMODE,BCIN,C,PCIN,CARRYIN,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP}=0;
23     @(negedge CLK);
24     //clk enable effect
25     {CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP}=8'b00000000;
26     repeat(10)
27         @(negedge CLK);
28
29

```


```

28
29 //rst effect
30 {CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP}=8'b11111111;
31 {RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP}=8'b11111111;
32 A=$random;
33 B=$random;
34 D=$random;
35 OPMODE=$random;
36 BCIN=$random;
37 C=$random;
38 PCIN=$random;
39 CARRYIN=$random;
40 repeat(10)
41 @(negedge CLK);
42
43 //OPMODE effect
44 {CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP}=8'b11111111;
45 {RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP}=8'b00000000;
46 //value examples
47 A=24;
48 B=35;
49 D=56;
50 BCIN=1;
51 C=1463;
52 PCIN=1238;
53 CARRYIN=1;
54 OPMODE=8'b11111101;
55 //P=Z(C)-(X((B-D)*A)+CIN)
56 repeat(10)
57 @(negedge CLK);
58
59 OPMODE=8'b01111111;
60 //P=Z(C)+(X(concatenation result)+CIN)
61 repeat(10)
62 @(negedge CLK);
63

```

```
62  @(negedge CLK);
63
64  OPMODE=8'b01001101;
65  //P=Z(C)+(X(B*A)+CIN(0))
66  repeat(10)
67  @(negedge CLK);
68
69  //testing carryout
70  OPMODE=8'b00111110;
71  C=48'hffffffffffff;
72  //P=Z(C)+(X((B+D)*A)+CIN(1))
73  repeat(10)
74  @(negedge CLK);
75
76  $stop;
77  end
78  endmodule
```

Do file:

 project1.do - Notepad


File Edit Format View Help

```
vlog DSPR.v DSPR_tb.v
vsim -voptargs=+acc DSP48A1_tb
add wave -position insertpoint\
sim:/DSP48A1_tb/A\
sim:/DSP48A1_tb/B\
sim:/DSP48A1_tb/D\
sim:/DSP48A1_tb/OPMODE\
sim:/DSP48A1_tb/BCIN\
sim:/DSP48A1_tb/C\
sim:/DSP48A1_tb/PCIN\
sim:/DSP48A1_tb/CARRYIN\
sim:/DSP48A1_tb/CLK\
sim:/DSP48A1_tb/CEA\
sim:/DSP48A1_tb/RSTA\
sim:/DSP48A1_tb/PCOUT\
sim:/DSP48A1_tb/P\
sim:/DSP48A1_tb/BCOUT\
sim:/DSP48A1_tb/M\
sim:/DSP48A1_tb/CARRYOUT\
sim:/DSP48A1_tb/CARRYOUTF
run -all
#quit -sim
```



simulation:

note: I have shown only CEA and RSTA as all other CE and RST signals have the same value to make tracing easier

CE=0 for all signals



CE=1 and RST=1 for all signals




CE=1 and RST=0 for all signals


A=24;B=35;D=56;BCIN=1;C=1463;PCIN=1238;CARRYIN=1;

OPMODE=8'b11111101;

//P=Z(C)-(X((B-D)*A)+CIN) ,note:correct output after 4 clk cycles equal to the number of flipflops




OPMODE=8'b01111111; //P=Z(C)+(X(concatenation result)+CIN)




OPMODE=8'b01001101;

//P=Z(C)+(X(B*A)+CIN(0))



OPMODE=8'b00111110;C=48'hfffffffffff;

//P=Z(C)+(X((B+D)*A)+CIN(1))



Vivadoo:

Constraints file:

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]
```

```
151
152 ## Configuration options, can be used for all designs
153 set_property CONFIG_VOLTAGE 3.3 [current_design]
154 set_property CFGVBS VCC0 [current_design]
155
156 ## SPI configuration mode options for QSPI boot, can be used for all designs
157 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
158 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
159 set_property CONFIG_MODE SPIx4 [current_design]
160
161 create_debug_core u_ila_0 ila
162 set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
163 set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
164 set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
165 set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
166 set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
167 set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
168 set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
169 set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
170 set_property port_width 1 [get_debug_ports u_ila_0/clock]
171 connect_debug_port u_ila_0/clock [get_nets [list CLK_IBUF_BUF]]
172 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
173 set_property port_width 18 [get_debug_ports u_ila_0/probe0]
174 connect_debug_port u_ila_0/probe0 [get_nets [list {BCOUT_OBUF[0]} {BCOUT_OBUF[1]} {BCOUT_OBUF[2]} {BCOUT_OBUF[3]} {BCOUT_OBUF[4]} {BCOUT_OBUF[5]}]]
175 create_debug_port u_ila_0 probe
176 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
177 set_property port_width 48 [get_debug_ports u_ila_0/probe1]
178 connect_debug_port u_ila_0/probe1 [get_nets [list {C_IBUF[0]} {C_IBUF[1]} {C_IBUF[2]} {C_IBUF[3]} {C_IBUF[4]} {C_IBUF[5]}]]
179 create_debug_port u_ila_0 probe
180 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
181 set_property port_width 18 [get_debug_ports u_ila_0/probe2]
182 connect_debug_port u_ila_0/probe2 [get_nets [list {A_IBUF[0]} {A_IBUF[1]} {A_IBUF[2]} {A_IBUF[3]} {A_IBUF[4]} {A_IBUF[5]}]]
183 create_debug_port u_ila_0 probe
184 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
185 set_property port_width 18 [get_debug_ports u_ila_0/probe3]
186 connect_debug_port u_ila_0/probe3 [get_nets [list {B_IBUF[0]} {B_IBUF[1]} {B_IBUF[2]} {B_IBUF[3]} {B_IBUF[4]} {B_IBUF[5]}]]
187 create_debug_port u_ila_0 probe
```

```
186 connect_debug_port u_ila_0/probe3 [get_nets [list {B_IBUF[0]} {B_IBUF[1]} {B_IBUF[2]} {B_IBUF[3]} {B_IBUF[4]} {B_IBUF[5]} {B_
187 create_debug_port u_ila_0 probe
188 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
189 set_property port_width 18 [get_debug_ports u_ila_0/probe4]
190 connect_debug_port u_ila_0/probe4 [get_nets [list {D_IBUF[0]} {D_IBUF[1]} {D_IBUF[2]} {D_IBUF[3]} {D_IBUF[4]} {D_IBUF[5]} {D_
191 create_debug_port u_ila_0 probe
192 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
193 set_property port_width 36 [get_debug_ports u_ila_0/probe5]
194 connect_debug_port u_ila_0/probe5 [get_nets [list {M_OBUF[0]} {M_OBUF[1]} {M_OBUF[2]} {M_OBUF[3]} {M_OBUF[4]} {M_OBUF[5]} {M_
195 create_debug_port u_ila_0 probe
196 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
197 set_property port_width 48 [get_debug_ports u_ila_0/probe6]
198 connect_debug_port u_ila_0/probe6 [get_nets [list {PCIN_IBUF[0]} {PCIN_IBUF[1]} {PCIN_IBUF[2]} {PCIN_IBUF[3]} {PCIN_IBUF[4]}
199 create_debug_port u_ila_0 probe
200 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
201 set_property port_width 8 [get_debug_ports u_ila_0/probe7]
202 connect_debug_port u_ila_0/probe7 [get_nets [list {OPMODE_IBUF[0]} {OPMODE_IBUF[1]} {OPMODE_IBUF[2]} {OPMODE_IBUF[3]} {OPMODE
203 create_debug_port u_ila_0 probe
204 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
205 set_property port_width 48 [get_debug_ports u_ila_0/probe8]
206 connect_debug_port u_ila_0/probe8 [get_nets [list {PCOUT_OBUF[0]} {PCOUT_OBUF[1]} {PCOUT_OBUF[2]} {PCOUT_OBUF[3]} {PCOUT_OBUF
207 create_debug_port u_ila_0 probe
208 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
209 set_property port_width 1 [get_debug_ports u_ila_0/probe9]
210 connect_debug_port u_ila_0/probe9 [get_nets [list CARRYOUTF_OBUF]]
211 create_debug_port u_ila_0 probe
212 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
213 set_property port_width 1 [get_debug_ports u_ila_0/probe10]
214 connect_debug_port u_ila_0/probe10 [get_nets [list CEA_IBUF]]
215 create_debug_port u_ila_0 probe
216 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
217 set_property port_width 1 [get_debug_ports u_ila_0/probe11]
218 connect_debug_port u_ila_0/probe11 [get_nets [list CEB_IBUF]]
219 create_debug_port u_ila_0 probe
220 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
221 set_property port_width 1 [get_debug_ports u_ila_0/probe12]
```


```
219 create_debug_port u_ila_0 probe
220 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
221 set_property port_width 1 [get_debug_ports u_ila_0/probe12]
222 connect_debug_port u_ila_0/probe12 [get_nets [list CEC_IBUF]]
223 create_debug_port u_ila_0 probe
224 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
225 set_property port_width 1 [get_debug_ports u_ila_0/probe13]
226 connect_debug_port u_ila_0/probe13 [get_nets [list CECARRYIN_IBUF]]
227 create_debug_port u_ila_0 probe
228 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
229 set_property port_width 1 [get_debug_ports u_ila_0/probe14]
230 connect_debug_port u_ila_0/probe14 [get_nets [list CED_IBUF]]
231 create_debug_port u_ila_0 probe
232 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
233 set_property port_width 1 [get_debug_ports u_ila_0/probe15]
234 connect_debug_port u_ila_0/probe15 [get_nets [list CEM_IBUF]]
235 create_debug_port u_ila_0 probe
236 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
237 set_property port_width 1 [get_debug_ports u_ila_0/probe16]
238 connect_debug_port u_ila_0/probe16 [get_nets [list CEOPMODE_IBUF]]
239 create_debug_port u_ila_0 probe
240 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
241 set_property port_width 1 [get_debug_ports u_ila_0/probe17]
242 connect_debug_port u_ila_0/probe17 [get_nets [list CEP_IBUF]]
243 create_debug_port u_ila_0 probe
244 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
245 set_property port_width 1 [get_debug_ports u_ila_0/probe18]
246 connect_debug_port u_ila_0/probe18 [get_nets [list CLK_IBUF]]
247 create_debug_port u_ila_0 probe
248 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
249 set_property port_width 1 [get_debug_ports u_ila_0/probe19]
250 connect_debug_port u_ila_0/probe19 [get_nets [list RSTA_IBUF]]
251 create_debug_port u_ila_0 probe
252 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
253 set_property port_width 1 [get_debug_ports u_ila_0/probe20]
254 connect_debug_port u_ila_0/probe20 [get_nets [list RSTB_IBUF]]
255 create_debug_port u_ila_0 probe
```


```

255 create_debug_port u_ila_0 probe
256 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
257 set_property port_width 1 [get_debug_ports u_ila_0/probe21]
258 connect_debug_port u_ila_0/probe21 [get_nets [list RSTC_IBUF]]
259 create_debug_port u_ila_0 probe
260 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
261 set_property port_width 1 [get_debug_ports u_ila_0/probe22]
262 connect_debug_port u_ila_0/probe22 [get_nets [list RSTCARRYIN_IBUF]]
263 create_debug_port u_ila_0 probe
264 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
265 set_property port_width 1 [get_debug_ports u_ila_0/probe23]
266 connect_debug_port u_ila_0/probe23 [get_nets [list RSTD_IBUF]]
267 create_debug_port u_ila_0 probe
268 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
269 set_property port_width 1 [get_debug_ports u_ila_0/probe24]
270 connect_debug_port u_ila_0/probe24 [get_nets [list RSTM_IBUF]]
271 create_debug_port u_ila_0 probe
272 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
273 set_property port_width 1 [get_debug_ports u_ila_0/probe25]
274 connect_debug_port u_ila_0/probe25 [get_nets [list RSTOPMODE_IBUF]]
275 create_debug_port u_ila_0 probe
276 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
277 set_property port_width 1 [get_debug_ports u_ila_0/probe26]
278 connect_debug_port u_ila_0/probe26 [get_nets [list RSTP_IBUF]]
279 set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
280 set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
281 set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
282 connect_debug_port dbg_hub/clock [get_nets CLK_IBUF_BUFG]
283

```

Elaborated design:





Synthesis:

SYNTHESIZED DESIGN - xc7a200tffg1156-3 (active)

Sources Netlist x ? _ □ □

DSP48A1

- > Nets (949)
- > Leaf Cells (328)
 - dbg_hub (dbg_hub_CV)
 - e1 (reg_mux_36)
 - e2 (reg_mux_1)
 - m0 (reg_mux_8)
 - m1 (reg_mux_18)

Properties ? _ □ □ x

Select an object to see properties

Next object


Schematic ? _ □ □ x

343 Cells 346 I/O Ports 949 Nets

Tcl Console Messages x Log Reports Design Runs Debug ? _ □ □

Vivado Commands (3 Infos)

- General Messages (3 Infos)
 - [IP_Flow 19-234] Refreshing IP repositories
 - [IP_Flow 19-1704] No user IP repositories specified
 - [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
- Synthesis (57 warnings, 40 Infos)
 - [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
 - [Synth 8-2490] overwriting previous definition of module DSP48A1 [DSPR.v.1]
 - [Synth 8-6157] synthesizing module 'DSP48A1' [DSPR.v.1] (10 more like this)




Timing Utilization x

Hierarchy

Name	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
▼ DSP48A1	238	179	1	327	1
dbg_hub (dbg_hub_CV)	0	0	0	0	0
e1 (reg_mux_36)	1	0	1	0	0
e2 (reg_mux_1)	1	1	0	0	0
m0 (reg_mux_8)	194	8	0	0	0
m1 (reg_mux_18)	1	18	0	0	0
m2 (reg_mux_18_0)	19	18	0	0	0
m4 (reg_mux_18_1)	1	18	0	0	0
m5 (reg_mux_48)	1	48	0	0	0
n2 (mux_2in)	18	0	0	0	0
r1 (reg_mux_18_2)	0	18	0	0	0
r2 (reg_mux_18_3)	0	1	0	0	0
u_ila_0 (u_ila_0_CV)	0	0	0	0	0
z1 (Post_Adder_Subtra...)	0	0	0	0	0
z2 (reg_mux_1_4)	1	1	0	0	0
z3 (reg_mux_48_5)	1	48	0	0	0

Hierarchy
 Summary
 ▼ Slice Logic
 ▼ Slice LUTs (<1%)
 LUT as Logic (<1%)
 ▼ Slice Registers (<1%)
 Register as Flip Flop (<1%)
 Memory
 ▼ DSP
 ▼ DSPs (<1%)
 DSP48E1 only
 ▼ IO and GT Specific
 ▼ Bonded IOB (65%)
 IOB Master Pads
 ▼ Clocking
 BUFGCTRL (3%)
 Specific Feature
 Primitives
 ▼ Black Boxes
 u_ila_0_CV
 dbg_hub_CV
 Instantiated Netlists



IMPLEMENTED DESIGN - xc7a200tffg1156-3 (active)

Utilization

Hierarchy

Name	Slice LUTs (133800)	Slice Registers (267600)	F7 Muxes (66900)	F8 Muxes (33450)	Slice (33450)	LUT as Logic (133800)	LUT as Memory (46200)	LUT Flip Flop Pairs (133800)	Block RAM Tile (365)	DSP s (740)
DSP48A1	2710	4244	96	12	1520	2236	474	1593	8	1
> dbg_hub (dbg_hub)	475	727	0	0	268	451	24	308	0	0
e1 (reg_mux_36)	1	0	0	0	1	1	0	0	0	1
e2 (reg_mux_1)	1	1	0	0	1	1	0	1	0	0
m0 (reg_mux_8)	194	8	0	0	65	194	0	0	0	0
m1 (reg_mux_18)	1	18	0	0	5	1	0	0	0	0
m2 (reg_mux_18_0)	18	18	0	0	9	18	0	0	0	0
m4 (reg_mux_18_1)	1	18	0	0	6	1	0	0	0	0
m5 (reg_mux_48)	1	48	0	0	15	1	0	0	0	0
n2 (mux_2in)	18	0	0	0	12	18	0	0	0	0
r1 (reg_mux_18_2)	0	18	0	0	5	0	0	0	0	0
r2 (reg_mux_18_3)	0	1	0	0	1	0	0	0	0	0
> u_ila_0 (u_ila_0)	1998	3338	96	12	1186	1548	450	1231	8	0
z1 (Post_Adder_Subtra...	0	0	0	0	13	0	0	0	0	0
z2 (reg_mux_1_4)	1	1	0	0	2	1	0	0	0	0
z3 (reg_mux_48_5)	1	48	0	0	13	1	0	0	0	0

utilization_1

IMPLEMENTED DESIGN - xc7a200tffg1156-3 (active)

Utilization

Hierarchy

Hierarchy

Summary

Slice Logic

Slice LUTs (2%)

LUT as Memory (1%)

LUT as Shift Register

LUT as Distributed Register

LUT as Logic (2%)

F8 Muxes (<1%)

F7 Muxes (<1%)

Slice Registers (2%)

Register as Flip Flop

Slice Logic Distribution

Slice (5%)

SLICEM

SLICEL

LUT as Memory (1%)

LUT as Shift Register

using O5 output clock

using O6 output clock

using O5 and O6

LUT as Distributed Register

using O5 and O6

LUT Flip Flop Pairs (1%)

LUT-FF pairs with only one output

LUTs	Slice Registers	F7 Muxes	F8 Muxes	Slice	LUT as Logic	LUT as Memory	LUT Flip Flop Pairs	Block RAM Tile	DSPs	Bonded IOB	BUF/GCTRL	BSCANEN2
3800	(267600)	(66900)	(33450)	(33450)	(133800)	(46200)	(133800)	(365)	(740)	(500)	(32)	(4)
2710	4244	96	12	1520	2236	474	1593	8	1	327	2	1
475	727	0	0	268	451	24	308	0	0	0	1	1
1	0	0	0	1	1	0	0	0	1	0	0	0
1	1	0	0	1	1	0	1	0	0	0	0	0
194	8	0	0	65	194	0	0	0	0	0	0	0
1	18	0	0	5	1	0	0	0	0	0	0	0
18	18	0	0	9	18	0	0	0	0	0	0	0
1	18	0	0	6	1	0	0	0	0	0	0	0
1	48	0	0	15	1	0	0	0	0	0	0	0
18	0	0	0	12	18	0	0	0	0	0	0	0
0	18	0	0	5	0	0	0	0	0	0	0	0
0	1	0	0	1	0	0	0	0	0	0	0	0
1998	3338	96	12	1186	1548	450	1231	8	0	0	0	0
0	0	0	0	13	0	0	0	0	0	0	0	0
1	1	0	0	2	1	0	0	0	0	0	0	0
1	48	0	0	13	1	0	0	0	0	0	0	0

Tcl ConsoleMessagesLogReportsDesign RunsPowerDRCMethodologyTiming

UtilizationTcl ConsoleMessagesLogReportsDesign RunsPowerDRCMethodologyTiming

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (2)

Check Timing (326)

Intra-Clock Paths

Worst Negative Slack (WNS):	2.638 ns	Worst Hold Slack (WHS):	0.058 ns	Worst Pulse Width Slack (WPWS):	3.950 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	8079	Total Number of Endpoints:	8063	Total Number of Endpoints:	5155

All user specified timing constraints are met.

Timing Summary - impl_1 (saved)Timing Summary - timing_1

Project SummaryDevice

SettingsEdit

Project name: DSPR

Project location: F:/digital assignments/mini project/DSPR

Product family: Artix-7

Project part: xc7a200tffg1156-3

Top module name: DSP48A1

Target language: Verilog

Simulator language: Mixed

Synthesis

Implementation

SummaryRoute StatusFailed Nets

Status: Complete

Messages: 57 warnings

Part: xc7a200tffg1156-3

Strategy: Vivado Synthesis Defaults

Report Strategy: Vivado Synthesis Default Reports

Status: Complete

Messages: 2 warnings

Part: xc7a200tffg1156-3

Strategy: Vivado Implementation Defaults

Report Strategy: Vivado Implementation Default Reports

