# FIFO UVM project

## Design:

```
F: > digital verification assignments > FIFO_UVM project > ≡ FIFO.sv
      // Author: Kareem Waseem
      // Course: Digital Verification using SV & UVM
      // Description: FIFO Design
      module FIFO(FIFO if.DUT F if);
      parameter FIFO_WIDTH = 16;
      parameter FIFO DEPTH = 8;
      logic [FIFO WIDTH-1:0] data in;
      logic clk, rst_n, wr_en, rd_en;
      logic [FIFO WIDTH-1:0] data out;
      logic wr ack, overflow;
      logic full, empty, almostfull, almostempty, underflow;
      localparam max_fifo_addr = $clog2(FIFO_DEPTH);
      reg [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
      reg [max fifo addr-1:0] wr ptr, rd ptr;
      reg [max fifo addr:0] count;
      assign clk = F_if.clk;
      assign data_in = F_if.data_in;
      assign rst n = F if.rst n;
      assign wr en = F if.wr en;
      assign rd_en = F_if.rd_en;
      assign F if.data out = data out;
      assign F if.wr ack = wr ack;
      assign F if.overflow = overflow;
      assign F if.full = full;
      assign F if.empty = empty;
      assign F if.almostfull = almostfull;
      assign F if.almostempty = almostempty;
      assign F if.underflow = underflow;
```

```
38
     always @(posedge clk or negedge rst_n) begin
39
          if (!rst n) begin
40
             wr_ptr <= 0;
41
              overflow <= 0;
42
              underflow <= 0;//underflow is sure to be low as no operations occur other than rst
43
              wr ack <=0;//wr ack is sure to be low as no operations occur other than rst
          else if (wr_en && count < FIFO_DEPTH) begin
              mem[wr ptr] <= data in;</pre>
47
              wr ack <= 1;
             wr_ptr <= wr_ptr + 1;</pre>
49
              overflow <= 0;//no overflow occurs if write happens</pre>
50
          else begin
             wr ack <= 0;
              if (full && wr en)
                  overflow <= 1;
                  overflow <= 0;
     always @(posedge clk or negedge rst_n) begin
61
          if (!rst_n) begin
              rd_ptr <= 0;
63
64
          else if (rd_en && count != 0) begin
              data_out <= mem[rd_ptr];</pre>
              rd_ptr <= rd_ptr + 1;
              underflow <= 0;//no underflow occurs if read happens</pre>
68
```

```
if ((empty && rd en))
           underflow <= 1;
           underflow <= 0;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
       count <= 0;
     if (({wr_en, rd_en} == 2'b10) && !full)
           count <= count + 1:
       else if ( ({wr_en, rd_en} == 2'b01) && !empty)
       else if ( ({wr_en, rd_en} == 2'b11) && empty)//added this case as only write happens which should increment the counter
           count <= count + 1;
        else if ( ({wr_en, rd_en} == 2'b11) && full)//added this case as only read happens which should decrement the counter
assign full = (count == FIFO_DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-1)? 1: 0;//changed from FIFO_DEPTH-2 to FIFO_DEPTH-1
assign almostempty = (count == 1)? 1 : 0;
endmodule
```

Bugs were found in lines 42,43,49,67,69,86-89,95. comments are written in the code to explain the change and why it was required.

## Interface:

```
interface FIFO_if(clk);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
input bit clk;
logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic [WIDTH-1:0] data_out;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input data_in, wr_en, rd_en, clk, rst_n, output full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);

modport TEST (input full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out, clk, output data_in, wr_en, rd_en, rst_n);
modport MONITOR (input full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out, clk, data_in, wr_en, rd_en, rst_n);
endinterface
```

## FIFO sequence item:

```
package sequence_item_pkg;
 import uvm_pkg::*;
 include "uvm_macros.svh"
parameter FIFO_WIDTH = 16;
 parameter FIFO_DEPTH = 8;
 class FIFO_seq_item extends uvm_sequence_item;
  `uvm object utils(FIFO seq item)
rand bit [FIFO_WIDTH-1:0] data_in;
 rand bit rst_n, wr_en, rd_en;
 logic [FIFO_WIDTH-1:0] data_out;
 logic wr_ack, overflow;
 logic full, empty, almostfull, almostempty, underflow;
   function new(string name = "FIFO_seq_item");
   super.new(name);
   function string convert2string();
   return f(0) data in = 0b%b,rst n = 0b%b,wr en = 0b%b,rd en = 0b%b,data out = 0b%b,wr ack = 0b%b,overflow = 0b%
    super.convert2string(),data_in,rst_n,wr_en,rd_en,data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow);
   function string convert2string_stimulus();
    return $sformatf("data_in = 0b%b,rst_n = 0b%b,wr_en = 0b%b,rd_en = 0b%b"
    ,data_in,rst_n,wr_en,rd_en);
 constraint rst_n_C{rst_n dist{0:=3,1:=97};}//no reset 97% of the time
 constraint wr_en_C{wr_en dist{1:=70,0:=30};}
 constraint rd_en_C{wr_en dist{1:=30,0:=70};}
```

```
package sequence pkg;
1
     import uvm pkg::*;
     `include "uvm macros.svh"
     import sequence item pkg::*;
     class FIFO main sequence extends uvm sequence #(FIFO seq item);
      `uvm object utils(FIFO main sequence)
      FIFO seq item seq item;
     function new(string name = "FIFO main sequence");
       super.new(name);
     endfunction
11
12
13
     task body;
14
      repeat(10000) begin
         seq item = FIFO seq item::type id::create("seq item");
15
16
         start item(seq item);
17
         assert(seq item.randomize);
         finish item(seq item);
18
19
      end
20
     endtask
21
     endclass
22
23
     class FIFO reset sequence extends uvm sequence #(FIFO seq item);
      `uvm object utils(FIFO reset sequence)
24
25
      FIFO seq item seq item;
26
27
     function new(string name = "FIFO reset sequence");
28
       super.new(name);
29
     endfunction
30
31
     task body;
         seq item = FIFO seq item::type id::create("seq item");
32
33
         start item(seq item);
34
         seq item.rst n=0;
         seq item.data in=0;
35
36
         seq item.wr en=0;
         seq item.rd en=0;
```

```
seq item.rd en=0;
         finish item(seq item);
     endtask
     endclass
41
     class FIFO write sequence extends uvm sequence #(FIFO seq item);
42
      `uvm object utils(FIFO write sequence)
      FIFO seg item seg item;
     function new(string name = "FIFO write sequence");
       super.new(name);
     endfunction
     task body;
      repeat(20) begin
         seq item = FIFO seq item::type id::create("seq item");
         start item(seq item);
         seq item.rst n=1;
         seq item.data in=$random;
         seq item.wr en=1;
         seq item.rd en=0;
         finish item(seq item);
      end
     endtask
     endclass
     class FIFO read sequence extends uvm sequence #(FIFO seq item);
      `uvm object utils(FIFO read sequence)
      FIFO seq item seq item;
     function new(string name = "FIFO_read_sequence");
       super.new(name);
     endfunction
70
```

```
70
     task body;
71
      repeat(20) begin
         seq item = FIFO seq item::type id::create("seq item");
         start item(seq item);
74
         seq item.rst n=1;
         seq item.data in=$random;
76
         seq item.wr en=0;
         seq item.rd en=1;
         finish item(seq item);
79
      end
     endtask
81
     endclass
82
     endpackage
```

#### FIFO sequencer:

```
package sequencer_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"
import sequence_item_pkg::*;
class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
ivm_component_utils(FIFO_sequencer)

function new(string name = "FIFO_sequencer", uvm_component parent = null);
super.new(name,parent);
endfunction
endclass
endpackage
```

# FIFO config:

```
package FIFO_config_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"
class FIFO_config_obj extends uvm_object;
ivvm_object_utils(FIFO_config_obj)

virtual FIFO_if FIFO_vif;

function new(string name = "FIFO_config_obj");
super.new(name);
endfunction
endclass
endpackage
```

#### FIFO driver:

```
package FIFO driver pkg;
1
    import uvm pkg::*;
    import FIFO config pkg::*;
    import sequence item pkg::*;
    `include "uvm macros.svh"
    class FIFO driver extends uvm driver #(FIFO seq item);
    `uvm component utils(FIFO driver)
    virtual FIFO if FIFO vif;
    FIFO seq item stim seq item;
    function new(string name = "FIFO driver" , uvm component parent = null);
    super.new(name,parent);
    endfunction
    task run phase(uvm phase phase);
    super.run_phase(phase);
      forever begin
        stim seq item = FIFO seq item::type id::create("stim seq item");
        seq item port.get next item(stim seq item);
        FIFO vif.data in=stim seq item.data in;
        FIFO vif.rst n=stim seq item.rst n;
        FIFO vif.wr en=stim seq item.wr en;
        FIFO vif.rd en=stim seq item.rd en;
        @(negedge FIFO_vif.clk);
        seq item port.item done();
        `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
      end
    endtask
    endclass
    endpackage
```

#### FIFO Monitor:

```
package monitor pkg;
1
    import uvm pkg::*;
    `include "uvm macros.svh"
    import sequence item pkg::*;
    class FIFO monitor extends uvm monitor;
     `uvm component utils(FIFO monitor)
      virtual FIFO if FIFO vif;
      FIFO seq item rsp seq item;
      uvm analysis port #(FIFO seq item) mon ap;
    function new(string name = "FIFO monitor" , uvm component parent = null);
      super.new(name.parent);
    endfunction
    function void build phase(uvm phase phase);
     super.build phase(phase);
     mon_ap = new("mon_ap",this);
    endfunction
    task run phase(uvm phase phase);
      super.run phase(phase);
      forever begin
        rsp seq item = FIFO seq item::type id::create("rsp seq item");
        @(negedge FIFO vif.clk);
        rsp seg item.data in=FIFO vif.data in;
        rsp seq item.rst n=FIFO vif.rst n;
        rsp seq item.wr en=FIFO vif.wr en;
        rsp seq item.rd en=FIFO vif.rd en;
        rsp seq item.data out=FIFO vif.data out;
        rsp seg item.wr ack=FIFO vif.wr ack;
        rsp seq item.overflow=FIFO vif.overflow;
        rsp seq item.full=FIFO vif.full;
        rsp seq item.empty=FIFO vif.empty;
        rsp seg item.almostfull=FIFO vif.almostfull;
        rsp seq item.almostempty=FIFO vif.almostempty;
        rsp seq item.underflow=FIFO vif.underflow;
```

```
rsp_seq_item.underflow=FIFO_vif.underflow;
mon_ap.write(rsp_seq_item);
'uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)
end
end
endtask
endclass
endpackage
```

## FIFO Agent:

```
package agent_pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import sequencer_pkg::*;
import FIFO driver pkg::*;
import monitor pkg::*;
import FIFO config pkg::*;
import sequence_item_pkg::*;
class FIFO agent extends uvm agent;
`uvm_component_utils(FIFO_agent)
 FIFO sequencer sqr;
 FIFO driver drv;
 FIFO monitor mon;
  FIFO config obj FIFO cfg;
 uvm_analysis_port #(FIFO_seq_item) agt_ap;
function new(string name = "FIFO agent" , uvm component parent = null);
 super.new(name,parent);
endfunction
function void build_phase(uvm_phase phase);
super.build phase(phase);
 if(!uvm_config_db #(FIFO_config_obj)::get(this,"","CFG",FIFO_cfg ))begin
 `uvm_fatal("build_phase", "unable to get configuration object");
 end
 sqr= FIFO_sequencer::type_id::create("sqr",this);
 drv= FIFO driver::type id::create("drv",this);
 mon= FIFO monitor::type id::create("mon",this);
 agt_ap= new("agt_ap",this);
function void connect_phase (uvm_phase phase);
 drv.FIFO vif = FIFO cfg.FIFO vif;
  mon.FIFO_vif = FIFO_cfg.FIFO_vif;
  drv.seq item port.connect(sqr.seq item export);
```

```
function void connect_phase (uvm_phase phase);
drv.FIFO_vif = FIFO_cfg.FIFO_vif;
mon.FIFO_vif = FIFO_cfg.FIFO_vif;
drv.seq_item_port.connect(sqr.seq_item_export);
mon.mon_ap.connect(agt_ap);
endfunction
endclass
endpackage
```

### FIFO Coverage:

```
package Coverage_pkg;
1
     import uvm pkg::*;
     `include "uvm macros.svh"
     import sequence item pkg::*;
     class FIFO Coverage extends uvm component;
      `uvm component utils(FIFO Coverage)
       uvm analysis export #(FIFO seq item) cov export;
       uvm tlm analysis fifo #(FIFO seq item) cov fifo;
       FIFO seg item seg item cov;
11
12
     covergroup cvr gp;
13
     wr en: coverpoint seq item cov.wr en;
     rd en: coverpoint seq item cov.rd en;
15
     overflow: coverpoint seq_item_cov.overflow;
     almostempty: coverpoint seq item cov.almostempty;
17
     empty: coverpoint seq item cov.empty;
18
     almostfull: coverpoint seg item cov.almostfull;
19
     underflow: coverpoint seq item cov.underflow;
     full: coverpoint seq item cov.full;
21
     wr ack: coverpoint seq item cov.wr ack;
22
```

```
wr_ack_cvr:cross wr_en, rd_en, wr_ack {illegal_bins wr_wr_ack = binsof(wr_en) intersect {0} && binsof(wr_ack) intersect {1};}//no write achi
empty_cvr:cross wr_en, rd_en, empty;
almostfull_cvr:cross wr_en, rd_en, almostfull;
almostempty_cvr:cross wr_en, rd_en, almostempty;
underflow_cvr:cross wr_en, rd_en, underflow{illegal_bins read_full = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};}//no underflow_cvr:cross wr_en, rd_en, underflow{illegal_bins read_full = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};}//no underflow_cvr:cross wr_en, rd_en, underflow{illegal_bins read_full = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};}//no underflow
super.new(name,parent);
   cvr_gp=new();
function void build_phase(uvm_phase phase);
 super.build_phase(phase);
cov_export = new("cov_export",this);
cov_fifo = new("cov_fifo",this);
function void connect_phase(uvm_phase phase);
  super.connect_phase(phase);
  cov_export.connect(cov_fifo.analysis_export);
task run_phase(uvm_phase phase);
  super.run_phase(phase);
  forever begin

cov_fifo.get(seq_item_cov);
    cvr_gp.sample();
endpackage
```

#### FIFO Scoreboard:

```
package Scoreboard pkg;
1
    import uvm pkg::*;
    `include "uvm macros.svh"
    import sequence item pkg::*;
    class FIFO Scoreboard extends uvm scoreboard;
    `uvm component utils(FIFO Scoreboard)
      uvm analysis export #(FIFO seg item) sb export;
      uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
      FIFO seq item seq item sb;
    logic [FIFO WIDTH-1:0] data out ref;
    logic wr ack ref, overflow ref;
    logic full ref, empty ref, almostfull ref, almostempty ref, underflow ref;
    bit [FIFO WIDTH-1:0] FIFO queue[$];
    integer count=0;
    int error count = 0;
    int correct count =0;
    function new(string name = "FIFO Scoreboard" , uvm component parent = null);
    super.new(name,parent);
    endfunction
    function void build phase(uvm phase phase);
     super.build phase(phase);
     sb_export = new("sb_export",this);
     sb_fifo = new("sb_fifo",this);
    endfunction
    function void connect phase(uvm phase phase);
      super.connect phase(phase);
      sb export.connect(sb fifo.analysis export);
    endfunction
```

```
task run_phase(uvm_phase phase);
 super.run_phase(phase);
 forever begin
    sb_fifo.get(seq_item_sb);
    reference_model(seq_item_sb);
    if(data_out_ref!== seq_item_sb.data_out ||
    (wr_ack_ref!== seq_item_sb.wr_ack) ||
     (overflow_ref!== seq_item_sb.overflow) ||
     (full_ref!== seq_item_sb.full) ||
     (empty_ref!== seq_item_sb.empty) ||
     (almostfull_ref!== seq_item_sb.almostfull) ||
(almostempty_ref!== seq_item_sb.almostempty) ||
     (underflow_ref!== seq_item_sb.underflow))begin
      `uvm_error("run_phase", $sformatf("comparison failed, transaction received by the DUT:%s while the reference data_o
     error count = error count + 1;
 `uvm_info("run_phase", $sformatf("Correct FIFO out: %s", seq_item_sb.convert2string()), UVM_HIGH);
 correct_count = correct_count + 1;
 end
task reference_model (FIFO_seq_item seq_item_chk);
if(seq item chk.rst n==0) begin
 overflow_ref=0;
 full_ref=0;
 empty_ref=1;
 almostfull_ref=0;
 almostempty_ref=0;
 count=0;
 wr_ack_ref=0;
 FIFO_queue.delete();
 underflow_ref=0;
```

```
else if(seq item chk.wr en==1 && seq item chk.rd en==1 && count==8)begin
69
        data out ref=FIFO queue.pop back();
        wr ack ref=0;
        overflow ref=1;
        underflow ref=0;
        count=count-1;
     end
     else if(seq item chk.wr en==1 && seq item chk.rd en==1 && count==0)begin
        FIFO queue.push front(seq item chk.data in);
        wr ack ref=1;
        overflow ref=0;
        underflow ref=1;
        count=count+1;
     end
     else if(seq item chk.wr en==1 && count==8)begin
        wr ack ref=0;
        overflow ref=1;
        underflow ref=0;
     end
     else if(seq item chk.rd en==1 && count==0)begin
        wr ack ref=0;
        overflow ref=0;
        underflow ref=1;
     end
     else if(seg item chk.wr en==1 && seg item chk.rd en==1)begin
        FIFO queue.push front(seq item chk.data in);
        data out ref=FIFO queue.pop back();
        wr ack ref=1;
        overflow ref=0;
        underflow ref=0;
     end
     else if(seq item chk.wr en==1)begin
        FIFO queue.push front(seq item chk.data in);
        count=count+1;
```

```
else if(seq item chk.wr en==1)begin
         count=count+1;
102
         wr ack ref=1;
         overflow ref=0;
         underflow ref=0;
105
      end
      else if(seq item chk.rd en==1)begin
         data out ref=FIFO queue.pop back();
         count=count-1;
         wr ack ref=0;
110
         overflow ref=0;
111
         underflow ref=0;
112
      end
113
      else begin
114
         overflow ref=0;
115
         underflow ref=0;
116
         wr ack ref=0;
117
118
      end
      if(count == 0)begin
119
        full ref=0;
120
        empty ref=1;
121
        almostfull ref=0;
122
        almostempty ref=0;
123
      end
124
      else if(count == 8)begin
125
        full ref=1;
126
        empty ref=0;
127
        almostfull ref=0;
128
        almostempty ref=0;
129
130
      end
      else if(count == 7)begin
131
        full ref=0;
132
        empty ref=0;
133
        almostfull ref=1;
134
        almostempty ref=0;
135
      end
136
```

```
else if(count == 1)begin

full_ref=0;
empty_ref=0;
almostfull_ref=0;
almostempty_ref=1;
end

tull_ref=0;
empty_ref=0;
almostempty_ref=0;
empty_ref=0;
almostfull_ref=0;
almostfull_ref=0;
almostfull_ref=0;
almostfull_ref=0;
almostfull_ref=0;
almostfull_ref=0;
super.reprot_phase(uvm_phase phase);

function void report_phase(uvm_phase phase);

super.report_phase(phase);

"uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct_count), UVM_MEDIUM);

uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error_count), UVM_MEDIUM);

endfunction
endclass
endpackage
```

#### FIFO env:

```
package FIFO env_pkg;
import uvm pkg::*;
import agent pkg::*;
import Coverage_pkg::*;
import Scoreboard pkg::*;
`include "uvm macros.svh"
class FIFO env extends uvm env;
`uvm component utils(FIFO env);
FIFO agent agt;
FIFO Scoreboard sb;
FIFO Coverage cov;
function new(string name = "FIFO env" , uvm component parent = null);
super.new(name,parent);
endfunction
function void build phase(uvm phase phase);
 super.build phase(phase);
 agt = FIFO agent::type id::create("agt",this);
 sb = FIFO Scoreboard::type id::create("sb",this);
 cov = FIFO Coverage::type id::create("cov",this);
endfunction: build phase
function void connect phase(uvm phase phase);
  agt.agt ap.connect(sb.sb export);
  agt.agt ap.connect(cov.cov export);
endfunction
endclass
endpackage
```

#### FIFO test:

```
package FIFO test pkg;
     import uvm_pkg::*;
     import FIFO_env_pkg::*;
     import FIFO_driver_pkg::*;
     import FIFO config pkg::*;
     import sequence_pkg::*;
     include "uvm_macros.svh"
    class FIFO test extends uvm test;
    `uvm_component_utils(FIFO_test)
    virtual FIFO if FIFO vif;
    FIFO config obj FIFO config obj test;
    FIFO_main_sequence main_seq;
16 FIFO_reset_sequence reset_seq;
    FIFO write sequence write seq;
    FIFO read sequence read seq;
    function new(string name = "FIFO_test" , uvm_component parent = null);
     super.new(name,parent);
     function void build_phase(uvm_phase phase);
     super.build_phase(phase);
     env = FIFO_env::type_id::create("env",this);
     FIFO config obj test = FIFO config obj::type id::create("FIFO config obj test",this);
      main seq = FIFO main sequence::type id::create("main seq",this);
      reset_seq = FIFO_reset_sequence::type_id::create("reset_seq",this);
     write_seq = FIFO_write_sequence::type_id::create("write_seq",this);
      read_seq = FIFO_read_sequence::type_id::create("read_seq",this);
      if(!uvm_config_db #(virtual FIF0_if)::get(this,"","FIF0_if",FIF0_config_obj_test.FIF0_vif ))
        `uvm_fatal("build_phase", "Test - unable to get the virtual interface of the FIFO from the uvm_config_db")
     uvm_config_db #(FIFO_config_obj)::set(this, "*", "CFG", FIFO_config_obj_test);
```

```
task run phase(uvm phase phase);
39
      super.run phase(phase);
      phase.raise objection(this);
42
      `uvm info("run phase","reset Asserted", UVM LOW)
      reset seq.start(env.agt.sqr);
      `uvm info("run phase","reset Deasserted", UVM LOW)
      `uvm info("run phase", "full write operation started", UVM LOW)
      write seq.start(env.agt.sqr);
      `uvm info("run phase","full write operation ended", UVM LOW)
      `uvm info("run phase", "full read operation started", UVM LOW)
      read seq.start(env.agt.sqr);
      `uvm info("run phase","full read operation ended", UVM LOW)
      `uvm info("run phase", "Stimulus Generation started", UVM LOW)
      main seq.start(env.agt.sqr);
      `uvm info("run phase", "Stimulus Generation ended", UVM LOW)
      phase.drop objection(this);
     endtask
     endclass
     endpackage
```

```
module FIFO_sva(FIFO_if.DUT F_if);
  parameter FIFO_WIDTH = 16;
  parameter FIFO_DEPTH = 8;
   localparam max fifo addr = $clog2(FIFO DEPTH);
  logic [FIFO_WIDTH-1:0] data_in;
  logic clk, rst_n, wr_en, rd_en;
  logic [FIFO_WIDTH-1:0] data_out;
  logic wr_ack, overflow;
  logic full, empty, almostfull, almostempty, underflow;
  logic [max_fifo_addr:0] count;
  assign data_in = F_if.data_in;
 assign wr_en = F_if.wr_en;
assign rd_en = F_if.rd_en;
 assign data_out = F_if.data_out;
 assign wr_ack = F_if.wr_ack;
 assign overflow = F_if.overflow;
assign empty = F_if.empty;
 assign almostfull = F_if.almostfull;
 assign almostempty = F_if.almostempty;
 assign underflow = F_if.underflow;
  assign wr_ptr = dut.wr_ptr;
 assign rd_ptr = dut.rd_ptr;
  assign count = dut.count;
  property p_rst;
              @(negedge clk) ((rst_n==0) |-> (rd_ptr==0 && wr_ptr==0 && count==0 && full==0 && empty==1 && almostfull==0 &
  property p_full;
                @(posedge clk) ((count==FIFO DEPTH) |-> (full==1 && empty==0 && almostfull==0 && almostempty==0));
```


```
property p almostfull;
     @(posedge clk) ((count==FIFO DEPTH-1) |-> (full==0 && empty==0 && almostfull==1 && almostempty==0));
endproperty
property p_almostempty;
     @(posedge clk) ((count==1) |-> (full==0 && empty==0 && almostfull==0 && almostempty==1));
endproperty
property p_empty;
     @(posedge clk) ((count==0) |-> (full==0 && empty==1 && almostfull==0 && almostempty==0));
endproperty
property p_underflow;
     @(posedge clk) disable iff (!rst_n)((rd_en && empty) |=> (underflow==1));
endproperty
property p_overflow;
     @(posedge clk) disable iff (!rst_n)((wr_en && full) |=> (overflow==1));
endproperty
property p_rd_ptr;
     @(posedge clk) disable iff (!rst_n)((rd_en && !empty) |=> (rd_ptr==$past(rd_ptr)+1'b1));
property p_wr_ptr;
     @(posedge clk) disable iff (!rst_n)((wr_en && !full) |=> (wr_ptr==$past(wr_ptr)+1'b1));
endproperty
property p_wr_ack;
     @(negedge clk) (( wr_en==1 && rst_n==1 && overflow==0) |-> (wr_ack==1));
```

```
rst_assertion: assert property(p_rst);
full_assertion: assert property(p_full);
70
       almostfull_assertion: assert property(p_almostfull);
71
      almostempty_assertion: assert property(p_almostempty);
empty_assertion: assert property(p_empty);
72
       underflow_assertion: assert property(p_underflow);
74
       overflow_assertion: assert property(p_overflow);
       rd ptr assertion: assert pro
                                              erty(p_rd_ptr);
76
      wr_ptr_assertion: assert property(p_wr_ptr);
       wr_ack_assertion: assert property(p_wr_ack);
78
79
       rst_cover: cover property(p_rst);
       full_cover: cover property(p_full);
81
       almostfull_cover: cover property(p_almostfull);
almostempty_cover: cover property(p_almostempty);
82
       empty_cover: cover property(p_empty);
      underflow_cover: cover property(p_underflow);
overflow_cover: cover property(p_overflow);
85
       rd_ptr_cover: cover property(p_rd_ptr);
87
      wr_ptr_cover: cover property(p_wr_ptr);
wr_ack_cover: cover property(p_wr_ack);
       endmodule
```

## FIFO top:

```
import FIFO_test_pkg::*;
     import uvm_pkg::*;
     import FIFO_driver_pkg::*;
     import FIFO env pkg::*;
     `include "uvm_macros.svh"
     module FIFO top();
      bit clk;
      initial begin
         clk = 0;
         forever
          #1 clk = \sim clk;
      end
15
      FIFO_if F_if(clk);
      FIFO dut(F_if);
      bind FIF0 FIF0_sva_inst(F_if);
     initial begin
       uvm config db#(virtual FIFO if)::set(null, "uvm test top", "FIFO if", F if);
       run_test("FIFO_test");
     endmodule
```

# **UVM** Testbench Drwaing:



# **UVM flow:**

1-the top module instantiates both the Interface and DUT while generating the clock and then passes the interface to the configuration database

- 2-The test starts by initializing the UVM environment and configuration object and triggering sequences.
- 3-The configuration is passed down to the environment and further to the agent, driver, sequencer, and monitor.
- 4-The sequencer generates sequence items, which are sent to the driver.
- 5-The driver translates these sequence items into transactions that stimulate the DUT.
- 6-The DUT responds, and its outputs are observed by the monitor.
- 7-The monitor sends the observed data to the scoreboard and coverage collector.
- 8-The scoreboard checks the DUT's output against expected values, and the coverage collector tracks what portions of the DUT's functionality have been tested.

## Verification plan:

| 1 | Α      | В  | С   | D  | E   |
|---|--------|--|---|--|---|
| 1 | Label  | Description  | Stimulus Generation   | Functional Coverage<br>(Later)   | Functionality Check   |
| 2 | FIFO_1 | when rst_n is low ,the FIFO pointers and count should be low.  | directed at start of simulation then Randomized under constraints that drive the rst_n to be high 97% of the time |  | A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to check for functionality  |
| 3 | FIFO_2 | when wr_en is high and FIFO is not full , data_in should be stored in FIFO with the wr_ack turning high and the wr_ptr incrementing, and if full then wr_en should be ignored with the overflow signal turning high. | under constraints that drive the wr_en to be high 70%   | helps in cross_covering all bin<br>combinations of wr_en, rd_en<br>and all output signals except for<br>specified illegal_bins | A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to check for full, almostfull signals as they re combinational, and concurrent assertions to check for overflow and wr_ptr signals.       |
| 4 | FIFO_3 | when rd_en is high and FIFO is not empty,<br>data_out should be earliest data_in that<br>was written and not read before, and the  |   |  | A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to check for empty and almostempty signals as they re combinational, and concurrent assertions to check for underflow and rd_ptr signals. |

## **Assertions:**

| Whenever rst_n is low, all counters should be reset and empty flag should be high.          | @(negedge clk) ((rst_n==0)  -> (rd_ptr==0 && wr_ptr==0 && count==0 && full==0 && empty==1 && almostfull==0 && almostempty==0)) |
|---|--|
| Whenever FIFO is full (count is highest value), the full flag should be high.               | @(posedge clk) ((count==FIFO_DEPTH)  -> (full==1 && empty==0 && almostfull==0 && almostempty==0))                              |
| Whenever FIFO has only one place available for writing, the almostfull flag should be high. | @(posedge clk) ((count==FIFO_DEPTH-1)  -> (full==0 && empty==0 && almostfull==1 && almostempty==0))                            |
| Whenever FIFO has only one place written in it, the almostempty flag should be high.        | @(posedge clk) ((count==1)  -> (full==0 && empty==0 && almostfull==0 && almostempty==1))                                       |
| Whenever FIFO has nothing to read the almostempty flag should be high.                      | @(posedge clk) ((count==0)  -> (full==0 && empty==1 && almostfull==0 && almostempty==0))                                       |
| Whenever FIFO attempts to read while its empty the underflow flag should be high.           | @(posedge clk) disable iff (!rst_n)((rd_en && empty)<br> => (underflow==1))  |
| Whenever FIFO attempts to write while its full the overflow flag should be high.            | @(posedge clk) disable iff (!rst_n)((wr_en && full)  => (overflow==1))   |
| Whenever FIFO attempts to read and is successful rd_ptr should increment.                   | @(posedge clk) disable iff (!rst_n)((rd_en && !empty)<br> => (rd_ptr==\$past(rd_ptr)+1'b1))                                    |
| Whenever FIFO attempts to write and is successful wr_ptr should increment.                  | @(posedge clk) disable iff (!rst_n)((wr_en && !full)  => (wr_ptr==\$past(wr_ptr)+1'b1));                                       |
| Whenever FIFO attempts to write and is successful wr_ack should be high.                    | @(negedge clk) (( wr_en==1 && rst_n==1 && overflow==0)  -> (wr_ack==1))  |

# DO file:

```
File Edit Format View Help

vlib work

vlog -f src_files.list +cover -covercells

vsim -voptargs=+acc work.FIFO_top -cover

add wave /FIFO_top/F_if/*

add wave -position insertpoint \

sim:/FIFO_top/dut/mem \

sim:/FIFO_top/dut/wr_ptr \

sim:/FIFO_top/dut/rd_ptr \

sim:/FIFO_top/dut/count|

coverage save top.ucdb -onexit

run -all
```

# Src files.list:

```
src_files.list - Notepad
File Edit Format View Help
FIFO.sv
FIFO_interface.sv
FIFO sequence item.sv
FIFO_sequences.sv
FIFO_sequencer.sv
FIFO_config_pkg.sv
FIFO driver.sv
FIFO_monitor_pkg.sv
FIFO_agent.sv
FIFO coverage.sv
FIFO Scoreboard.sv
FIFO_env.sv
FIFO_test.sv
FIFO sva.sv
FIFO top.sv
```

# Code, Functional and Sequential Domain Coverage:

=== Instance: /FIFO\_top/dut/FIFO\_sva\_inst

=== Design Unit: work.FIFO\_sva

-----

| Assertion Coverag<br>Assertions | e:                                  | 10       | 10        | 0                | 100.00%       |
|---------------------------------|-------------------------------------|----------|-----------|------------------|---------------|
| Name                            | File(Line)                          |          |           | Failure<br>Count | Pass<br>Count |
| /FIFO_top/dut/FIF               | O_sva_inst/rst_as                   | sertion  |           |                  |               |
|                                 | FIFO_sva.sv(6                       | •        |           | 0                | 1             |
| /FIFO_top/dut/FIF               |                                     |          |           |                  |               |
| /5750 L / L   /575              | FIFO_sva.sv(7                       | •        |           | 0                | 1             |
| /FIFO_top/dut/FIF               |                                     | _        | ertion    | 0                | 4             |
| /FIFO_top/dut/FIF               | FIFO_sva.sv(7                       |          | sartion   | 0                | 1             |
| /1110_cop/uuc/111               | FIFO sva.sv(7                       |          | SCI CIOII | 0                | 1             |
| /FIFO_top/dut/FIF               | _ ,                                 | •        | n         |                  | _             |
|                                 | FIFO_sva.sv(7                       |          |           | 0                | 1             |
| /FIFO_top/dut/FIF               | O_sva_inst/underf                   | low_asse | rtion     |                  |               |
|                                 | FIFO_sva.sv(7                       | •        |           | 0                | 1             |
| /FIFO_top/dut/FIF               |                                     | _        | tion      |                  |               |
| / / / / / /                     | FIFO_sva.sv(7                       | •        |           | 0                | 1             |
| /FIFO_top/dut/FIF               |                                     | _        | on        |                  | 4             |
| /FIFO_top/dut/FIF               | FIFO_sva.sv(7                       | •        | on        | 0                | 1             |
| /F1F0_top/dut/F1F               | o_sva_filst/wi_pti<br>FIFO_sva.sv(7 |          | UII       | 0                | 1             |
| /FIFO_top/dut/FIF               |                                     | •        | on        | O                | 1             |
| , cop/ uac/11/                  | FIFO sva.sv(7                       | _        |           | 0                | 1             |
|                                 |                                     | ,        |           |                  |               |

Directive Coverage:

Directives 10 10 0 100.00%

#### DIRECTIVE COVERAGE:

| Name                                     | Design Design L<br>Unit UnitType | ang F | File(Line) H    | its St | atus    |
|--|----------------------------------|-------|-----------------|--------|---------|
| /FIFO top/dut/FIFO sva inst/rst cover    | FIFO sva Verilog                 | SVA   | FIFO sva.sv(80) | 312    | Covered |
| /FIFO_top/dut/FIFO_sva_inst/full_cover   | FIFO_sva Verilog                 | SVA   | FIFO_sva.sv(81) | 236    | Covered |
| /FIFO_top/dut/FIFO_sva_inst/almostfull_c | over                             |       |                 |        |         |
|  | FIFO_sva Verilog                 | SVA   | FIFO_sva.sv(82) | 447    | Covered |
| /FIFO_top/dut/FIFO_sva_inst/almostempty_ | cover                            |       |                 |        |         |
|  | FIFO_sva Verilog                 | SVA   | FIFO_sva.sv(83) | 2444   | Covered |
| /FIFO_top/dut/FIFO_sva_inst/empty_cover  | FIFO_sva Verilog                 | SVA   | FIFO_sva.sv(84) | 2029   | Covered |
| /FIFO_top/dut/FIFO_sva_inst/underflow_co | ver                              |       |                 |        |         |
|  | FIFO_sva Verilog                 | SVA   | FIFO_sva.sv(85) | 855    | Covered |
| /FIFO_top/dut/FIFO_sva_inst/overflow_cov | er                               |       |                 |        |         |
|  | FIFO_sva Verilog                 | SVA   | FIFO_sva.sv(86) | 124    | Covered |
| /FIFO top/dut/FIFO sva inst/rd ptr cover | FIFO sva Verilog                 | SVA   | FIFO sva.sv(87) | 3841   | Covered |
| /FIFO_top/dut/FIFO_sva_inst/wr_ptr_cover | FIFO_sva Verilog                 | SVA   | FIFO_sva.sv(88) | 4602   | Covered |
| /FIFO top/dut/FIFO sva inst/wr ack cover | FIFO sva Verilog                 | SVA   | FIFO sva.sv(89) | 4744   | Covered |

| === De | esign Unit | FIFO_top/d<br>: work.FIF | ut<br>O          |            |        |  |
|--------|------------|--------------------------|------------------|------------|--------|--|
| Branch | Coverage   | :                        | Bins             |            |        | Coverage                                   |
|        | COV        | _                        | <br>PIII2        |            |        |  |
| Br     | ranches    |                          | 25               | 25         | 0      | 100.00%                                    |
|        |            |                          | =====Branch De   | etails==== |        |  |
| Branch | Coverage   | for insta                | nce /FIFO_top/d  | ut         |        |  |
| Li     | ine        | Item                     |                  | Count      | Source | 2  |
|        |            |                          |                  |            |        | -  |
|        | FIFO.sv    |                          | TE D             | nanch      |        |  |
| 39     |            |                          | IF B             | 10342      |        | coming in to IF                            |
| 39     |            | 1                        |                  | 613        |        | (!rst_n) begin                             |
| 45     | 5          | 1                        |                  | 4744       | els    | se if (wr_en && count < FIFO_DEPTH) begin  |
| 51     | L          | 1                        |                  | 4985       | els    | se begin                                   |
| Branch | totals:    | 3 hits of                | 3 branches = 100 | 0.00%      |        |  |
|        |            |                          | IF B             | ranch      |        |  |
| 53     |            |                          |                  | 4985       | Count  | coming in to IF                            |
| 53     | 3          | 1                        |                  | 127        |        | if (full && wr_en)                         |
| 55     | 5          | 1                        |                  | 4858       |        | else                                       |
| Branch | totals:    | 2 hits of                | 2 branches = 100 | 0.00%      |        |  |
|        |            |                          | IF B             | ranch      |        |  |
| 61     |            |                          |                  | 9089       |        | coming in to IF                            |
| 61     | L          | 1                        |                  | 607        | if     | (!rst_n) begin                             |
| 64     | 1          | 1                        |                  | 3957       | els    | se if (rd_en && count != 0) begin          |
| 69     | )          | 1                        |                  | 4525       | els    | se begin //added this else as underflow is |

```
Condition Coverage:
                   Bins Covered Misses Coverage
  Enabled Coverage
                       ----
                        24 24 0 100.00%
  Conditions
-----Condition Details-----
Condition Coverage for instance /FIFO top/dut --
 File FIFO.sv
-----Focused Condition View-----
Line 45 Item 1 (wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
 -----
                -----
    wr en Y
 (count < 8)
  Rows: Hits FEC Target Non-masking condition(s)
-----
 Row 1: 1 wr_en_0
Row 2: 1 wr_en_1
Row 3: 1 (count < 8)_0
Row 4: 1 (count < 8)_1
                             (count < 8)
                             wr_en
                              wr en
-----Focused Condition View-----
Line 53 Item 1 (full && wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
-----
    full Y
wr_en Y
  Rows: Hits FEC Target Non-masking condition(s)
------
 Row 1: 1 full_0
 Row 2: 1 full_1
Row 3: 1 wr_en_0
Row 4: 1 wr_en_1
                              wr_en
                              full
                             full
```

| Statement Coverage | 2:     |    |      |        |          |
|--------------------|--------|----|------|--------|----------|
| Enabled Covera     | nge Bi | ns | Hits | Misses | Coverage |
|                    |        |    |      |        |          |
| Statements         |        | 34 | 34   | 0      | 100.00%  |
|                    |        |    |      |        |          |

Statement Coverage for instance /FIFO\_top/dut --

| Line              | Item | Count | Source   |
|-------------------|------|-------|--|
| File FIFO.sv<br>8 |      |       | module FIFO(FIFO_if.DUT F_if);                             |
| 9                 |      |       | <pre>parameter FIFO_WIDTH = 16;</pre>                      |
| 10                |      |       | parameter FIFO_DEPTH = 8;                                  |
| 11                |      |       | logic [FIFO_WIDTH-1:0] data_in;                            |
| 12                |      |       | logic clk, rst_n, wr_en, rd_en;                            |
| 13                |      |       | logic [FIFO_WIDTH-1:0] data_out;                           |
| 14                |      |       | logic wr_ack, overflow;                                    |
| 15                |      |       | logic full, empty, almostfull, almostempty, underflow;     |
| 16                |      |       |  |
| 17                |      |       | <pre>localparam max_fifo_addr = \$clog2(FIFO_DEPTH);</pre> |
| 18                |      |       |  |
| 19                |      |       | reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];                 |
| 20                |      |       |  |
| 21                |      |       | reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;                    |
| 22                |      |       | reg [max_fifo_addr:0] count;                               |

| Toggle Coverage: |      |      |        |          |  |
|------------------|------|------|--------|----------|--|
| Enabled Coverage | Bins | Hits | Misses | Coverage |  |
|                  |      |      |        |          |  |
| Toggles          | 106  | 106  | 0      | 100.00%  |  |

=====Toggle Details==============

Toggle Coverage for instance /FIFO\_top/dut --

| Node           | 1H->0L | 0L->1H | "Coverage" |
|----------------|--------|--------|------------|
| almostempty    | 1      | 1      | 100.00     |
| almostfull     | 1      | 1      | 100.00     |
| clk            | 1      | 1      | 100.00     |
| count[3-0]     | 1      | 1      | 100.00     |
| data_in[15-0]  | 1      | 1      | 100.00     |
| data_out[15-0] | 1      | 1      | 100.00     |
| empty          | 1      | 1      | 100.00     |
| full           | 1      | 1      | 100.00     |
| overflow       | 1      | 1      | 100.00     |
| rd_en          | 1      | 1      | 100.00     |
| rd_ptr[2-0]    | 1      | 1      | 100.00     |
| rst_n          | 1      | 1      | 100.00     |
| underflow      | 1      | 1      | 100.00     |
| wr_ack         | 1      | 1      | 100.00     |
| wr_en          | 1      | 1      | 100.00     |
| wr_ptr[2-0]    | 1      | 1      | 100.00     |

Total Node Count = 53
Toggled Node Count = 53
Untoggled Node Count = 0

Toggle Coverage = 100.00% (106 of 106 bins)


.... ..... ...... ..... === Instance: /Coverage\_pkg === Design Unit: work.Coverage pkg \_\_\_\_\_\_ Covergroup Coverage: 1 na 16 na 66 66 na 100.00% Covergroups Covergroup Bins na na 0 100.00% Coverpoints/Crosses 66 66 \_\_\_\_\_\_ Metric Goal Bins Status Covergroup \_\_\_\_\_\_ TYPE /Coverage\_pkg/FIFO\_Coverage/cvr\_gp 100.00% 100 -66 66 -Covered covered/total bins: 66 66 missing/total bins: 0 100.00% 100.00% % Hit: 100 Coverpoint wr\_en 100 Covered 2 covered/total bins: 2 missing/total bins: 0 2 % Hit: 100.00% 100 bin auto[0] 5013 1 Covered bin auto[1] 5028 1 Covered Coverpoint rd\_en 100.00% 100 Covered 2 2 covered/total bins: missing/total bins: 0 2 % Hit: 100.00% 100 bin auto[0] 5057 1 Covered bin auto[1] 4984 1 Covered 100.00% Coverpoint overflow 100 Covered 2 covered/total bins: 2 missing/total bins: 0 2 % Hit: 100.00% 100 bin auto[0] 9914 1 Covered bin auto[1] 127 1 Covered Coverpoint almostempty 100.00% 100 Covered covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.00% 100 bin auto[0] 7525 Covered 1 bin auto[1] 2516 1 Covered Coverpoint empty 100.00% Covered 100


| Name  | Assertion Type | Language | Enable | Failure Count | Pass Count | Active Count | Memory | Peak Memory | Peak Memory Time |
|---|----------------|----------|--------|---------------|------------|--------------|--------|-------------|------------------|
| /uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#1731/immed1735    | Immediate      | SVA      | on     | 0             | 0          | -            | -      | -           | -                |
| /uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#1771/immed1775     | Immediate      | SVA      | on     | 0             | 0          | -            | -      | -           | -                |
| /sequence_pkg::FIFO_main_sequence::body/#ublk#50851543#14/immed17 | Immediate      | SVA      | on     | 0             | 1          | -            | -      | -           | -                |
| /FIFO_top/dut/FIFO_sva_inst/rst_assertion                         | Concurrent     | SVA      | on     | 0             | 1          | -            | 0B     | 0B          | 0 ns             |
| /FIFO_top/dut/FIFO_sva_inst/full_assertion                        | Concurrent     | SVA      | on     | 0             | 1          | -            | 0B     | 0B          | 0 ns             |
| /FIFO_top/dut/FIFO_sva_inst/almostfull_assertion                  | Concurrent     | SVA      | on     | 0             | 1          | -            | 0B     | 0B          | 0 ns             |
| /FIFO_top/dut/FIFO_sva_inst/almostempty_assertion                 | Concurrent     | SVA      | on     | 0             | 1          | -            | 0B     | 0B          | 0 ns             |
| /FIFO_top/dut/FIFO_sva_inst/empty_assertion                       | Concurrent     | SVA      | on     | 0             | 1          | -            | 0B     | 0B          | 0 ns             |
| /FIFO_top/dut/FIFO_sva_inst/underflow_assertion                   | Concurrent     | SVA      | on     | 0             | 1          | -            | 0B     | 0B          | 0 ns             |
| /FIFO_top/dut/FIFO_sva_inst/overflow_assertion                    | Concurrent     | SVA      | on     | 0             | 1          | -            | 0B     | 0B          | 0 ns             |
| /FIFO_top/dut/FIFO_sva_inst/rd_ptr_assertion                      | Concurrent     | SVA      | on     | 0             | 1          | -            | 0B     | 0B          | 0 ns             |
| /FIFO_top/dut/FIFO_sva_inst/wr_ptr_assertion                      | Concurrent     | SVA      | on     | 0             | 1          | -            | 0B     | 0B          | 0 ns             |
| /FIFO_top/dut/FIFO_sva_inst/wr_ack_assertion                      | Concurrent     | SVA      | on     | 0             | 1          | -            | 0B     | 0B          | 0 ns             |

2

2

covered/total bins:







## **Questasim snippets:**

Reset sequence:


| Wave - Default               |                  |                     |                    |  |  |  |  |  |
|------------------------------|------------------|---------------------|--------------------|--|--|--|--|--|
| <b>€</b> 1 •                 | Msgs             |                     |                    |  |  |  |  |  |
|                              | 1'h0             |                     |                    |  |  |  |  |  |
| <b></b>                      | 16'h0000         | 0000                |                    |  |  |  |  |  |
| √ rst_n                      | 1'h0             |                     |                    |  |  |  |  |  |
| wr_en                        | 1'h0             |                     |                    |  |  |  |  |  |
| √ rd_en                      | 1'h0             |                     |                    |  |  |  |  |  |
| <b></b> data_out             | 16'hxxxx         |                     |                    |  |  |  |  |  |
| ♦ wr_ack                     | 1'h0             |                     |                    |  |  |  |  |  |
| overflow                     | 1'h0             |                     |                    |  |  |  |  |  |
| 🔷 full                       | 1'h0             |                     |                    |  |  |  |  |  |
| empty                        | 1'h1             |                     |                    |  |  |  |  |  |
| almostfull                   | 1'h0             |                     |                    |  |  |  |  |  |
| almostempty                  | 1'h0             |                     |                    |  |  |  |  |  |
| underflow                    | 1'h0             |                     |                    |  |  |  |  |  |
| <b></b> → mem                | 16'hxxxx 16'hxxx | XXXX XXXX XXXX XXXX | XXXX XXXX XXXX XXX |  |  |  |  |  |
| <b>/&gt;</b> wr_ptr          | 3'h0             | 0                   |                    |  |  |  |  |  |
| <b></b> - <pre> rd_ptr</pre> | 3'h0             | 0                   |                    |  |  |  |  |  |
| <b>■</b> - <b>◇</b> count    | 4'h0             | 0                   |                    |  |  |  |  |  |
|                              |                  |                     |                    |  |  |  |  |  |


# Write\_sequence:







#### Read\_sequence:








# Main\_sequence (total Randomization):











#### Transcript: