

FIFO UVM project

Design:

```
F: > digital verification assignments > FIFO_UVM project > FIFO.sv
1  |/////////////////////////////////////////////////////////////////
2  // Author: Kareem Waseem
3  // Course: Digital Verification using SV & UVM
4  //
5  // Description: FIFO Design
6  //
7  |/////////////////////////////////////////////////////////////////
8  module FIFO(FIFO_if.DUT F_if);
9      parameter FIFO_WIDTH = 16;
10     parameter FIFO_DEPTH = 8;
11     logic [FIFO_WIDTH-1:0] data_in;
12     logic clk, rst_n, wr_en, rd_en;
13     logic [FIFO_WIDTH-1:0] data_out;
14     logic wr_ack, overflow;
15     logic full, empty, almostfull, almostempty, underflow;
16
17     localparam max_fifo_addr = $clog2(FIFO_DEPTH);
18
19     reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
20
21     reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
22     reg [max_fifo_addr:0] count;
23
24     assign clk = F_if.clk;
25     assign data_in = F_if.data_in;
26     assign rst_n = F_if.rst_n;
27     assign wr_en = F_if.wr_en;
28     assign rd_en = F_if.rd_en;
29     assign F_if.data_out = data_out;
30     assign F_if.wr_ack = wr_ack;
31     assign F_if.overflow = overflow;
32     assign F_if.full = full;
33     assign F_if.empty = empty;
34     assign F_if.almostfull = almostfull;
35     assign F_if.almostempty = almostempty;
36     assign F_if.underflow = underflow;
37
```

```

38  always @(posedge clk or negedge rst_n) begin
39      if (!rst_n) begin
40          wr_ptr <= 0;
41          overflow <= 0;
42          underflow <= 0; //underflow is sure to be low as no operations occur other than rst
43          wr_ack <= 0; //wr_ack is sure to be low as no operations occur other than rst
44      end
45      else if (wr_en && count < FIFO_DEPTH) begin
46          mem[wr_ptr] <= data_in;
47          wr_ack <= 1;
48          wr_ptr <= wr_ptr + 1;
49          overflow <= 0; //no overflow occurs if write happens
50      end
51      else begin
52          wr_ack <= 0;
53          if (full && wr_en)
54              overflow <= 1;
55          else
56              overflow <= 0;
57      end
58  end
59
60  always @(posedge clk or negedge rst_n) begin
61      if (!rst_n) begin
62          rd_ptr <= 0;
63      end
64      else if (rd_en && count != 0) begin
65          data_out <= mem[rd_ptr];
66          rd_ptr <= rd_ptr + 1;
67          underflow <= 0; //no underflow occurs if read happens
68      end
69      else begin //added this else as underflow is a sequential signal not combinational

```

```

69     else begin //added this else as underflow is a sequential signal not combinational
70         if ((empty && rd_en))
71             underflow <= 1;
72         else
73             underflow <= 0;
74     end
75 end
76
77 always @(posedge clk or negedge rst_n) begin
78     if (!rst_n) begin
79         count <= 0;
80     end
81     else begin
82         if ({wr_en, rd_en} == 2'b10) && !full)
83             count <= count + 1;
84         else if ({wr_en, rd_en} == 2'b01) && !empty)
85             count <= count - 1;
86         else if ({wr_en, rd_en} == 2'b11) && empty)//added this case as only write happens which should increment the counter
87             count <= count + 1;
88         else if ({wr_en, rd_en} == 2'b11) && full)//added this case as only read happens which should decrement the counter
89             count <= count - 1;
90     end
91 end
92
93 assign full = (count == FIFO_DEPTH)? 1 : 0;
94 assign empty = (count == 0)? 1 : 0;
95 //assign underflow = (empty && rd_en)? 1 : 0; removed this as underflow is a sequential signal not combinational
96 assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;//changed from FIFO_DEPTH-2 to FIFO_DEPTH-1
97 assign almostempty = (count == 1)? 1 : 0;
98
99 endmodule

```

Bugs were found in lines 42,43,49,67,69,86-89,95 . comments are written in the code to explain the change and why it was required.

Interface:

```

1  interface FIFO_if(clk);
2  parameter FIFO_WIDTH = 16;
3  parameter FIFO_DEPTH = 8;
4  input bit clk;
5  logic [FIFO_WIDTH-1:0] data_in;
6  logic rst_n, wr_en, rd_en;
7  logic [FIFO_WIDTH-1:0] data_out;
8  logic wr_ack, overflow;
9  logic full, empty, almostfull, almostempty, underflow;
10
11 modport DUT (input data_in, wr_en, rd_en, clk, rst_n, output full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
12
13 modport TEST (input full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out, clk, output data_in, wr_en, rd_en, rst_n);
14
15 modport MONITOR (input full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out, clk, data_in, wr_en, rd_en, rst_n);
16
17 endinterface

```

FIFO sequence item:

```
1 package sequence_item_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 parameter FIFO_WIDTH = 16;
5 parameter FIFO_DEPTH = 8;
6 class FIFO_seq_item extends uvm_sequence_item;
7   `uvm_object_utils(FIFO_seq_item)
8   rand bit [FIFO_WIDTH-1:0] data_in;
9   rand bit rst_n, wr_en, rd_en;
10  logic [FIFO_WIDTH-1:0] data_out;
11  logic wr_ack, overflow;
12  logic full, empty, almostfull, almostempty, underflow;
13
14  function new(string name = "FIFO_seq_item");
15    super.new(name);
16  endfunction
17
18  function string convert2string();
19    return $sformatf("%s data_in = 0b%b,rst_n = 0b%b,wr_en = 0b%b,rd_en = 0b%b,data_out = 0b%b,wr_ack = 0b%b,overflow = 0b%b",
20    super.convert2string(),data_in,rst_n,wr_en,rd_en,data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow);
21  endfunction
22
23  function string convert2string_stimulus();
24    return $sformatf("data_in = 0b%b,rst_n = 0b%b,wr_en = 0b%b,rd_en = 0b%b",
25    ,data_in,rst_n,wr_en,rd_en);
26  endfunction
27
28  constraint rst_n_C {rst_n dist{0:=3,1:=97};} //no reset 97% of the time
29  constraint wr_en_C {wr_en dist{1:=70,0:=30};}
30  constraint rd_en_C {rd_en dist{1:=30,0:=70};}
31 endclass
32 endpackage
```

FIFO sequences:

```

1  package sequence_pkg;
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4  import sequence_item_pkg::*;
5  class FIFO_main_sequence extends uvm_sequence #(FIFO_seq_item);
6  |`uvm_object_utils(FIFO_main_sequence)
7  |    FIFO_seq_item seq_item;
8
9  function new(string name = "FIFO_main_sequence");
10 |    super.new(name);
11 endfunction
12
13 task body;
14 |    repeat(10000) begin
15 |        seq_item = FIFO_seq_item::type_id::create("seq_item");
16 |        start_item(seq_item);
17 |        assert(seq_item.randomize);
18 |        finish_item(seq_item);
19 |    end
20 endtask
21 endclass
22
23 class FIFO_reset_sequence extends uvm_sequence #(FIFO_seq_item);
24 |`uvm_object_utils(FIFO_reset_sequence)
25 |    FIFO_seq_item seq_item;
26
27 function new(string name = "FIFO_reset_sequence");
28 |    super.new(name);
29 endfunction
30
31 task body;
32 |    seq_item = FIFO_seq_item::type_id::create("seq_item");
33 |    start_item(seq_item);
34 |    seq_item.rst_n=0;
35 |    seq_item.data_in=0;
36 |    seq_item.wr_en=0;
37 |    seq_item.rd_en=0;

```

```
37     seq_item.rd_en=0;
38     finish_item(seq_item);
39 endtask
40 endclass
41
42 class FIFO_write_sequence extends uvm_sequence #(FIFO_seq_item);
43     `uvm_object_utils(FIFO_write_sequence)
44     FIFO_seq_item seq_item;
45
46     function new(string name = "FIFO_write_sequence");
47         super.new(name);
48     endfunction
49
50     task body;
51         repeat(20) begin
52             seq_item = FIFO_seq_item::type_id::create("seq_item");
53             start_item(seq_item);
54             seq_item.rst_n=1;
55             seq_item.data_in=$random;
56             seq_item.wr_en=1;
57             seq_item.rd_en=0;
58             finish_item(seq_item);
59         end
60     endtask
61 endclass
62
63 class FIFO_read_sequence extends uvm_sequence #(FIFO_seq_item);
64     `uvm_object_utils(FIFO_read_sequence)
65     FIFO_seq_item seq_item;
66
67     function new(string name = "FIFO_read_sequence");
68         super.new(name);
69     endfunction
70
```

```

70
71 task body;
72     repeat(20) begin
73         seq_item = FIFO_seq_item::type_id::create("seq_item");
74         start_item(seq_item);
75         seq_item.rst_n=1;
76         seq_item.data_in=$random;
77         seq_item.wr_en=0;
78         seq_item.rd_en=1;
79         finish_item(seq_item);
80     end
81 endtask
82 endclass
83
84 endpackage

```

FIFO sequencer:

```

1 package sequencer_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import sequence_item_pkg::*;
5 class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
6     `uvm_component_utils(FIFO_sequencer)
7
8     function new(string name = "FIFO_sequencer" , uvm_component parent = null);
9         super.new(name,parent);
10    endfunction
11 endclass
12 endpackage

```

FIFO_config:

```
1  package FIFO_config_pkg;
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4  class FIFO_config_obj extends uvm_object;
5  `uvm_object_utils(FIFO_config_obj)
6
7  virtual FIFO_if FIFO_vif;
8
9  function new(string name = "FIFO_config_obj");
10 |   super.new(name);
11 endfunction
12 endclass
13 endpackage
```


FIFO driver:

```
1 package FIFO_driver_pkg;
2 import uvm_pkg::*;
3 import FIFO_config_pkg::*;
4 import sequence_item_pkg::*;
5 `include "uvm_macros.svh"
6 class FIFO_driver extends uvm_driver #(FIFO_seq_item);
7 | `uvm_component_utils(FIFO_driver)
8 virtual FIFO_if FIFO_vif;
9 FIFO_seq_item stim_seq_item;
10
11 function new(string name = "FIFO_driver" , uvm_component parent = null);
12 | super.new(name,parent);
13 endfunction
14
15 task run_phase(uvm_phase phase);
16 super.run_phase(phase);
17 | forever begin
18 | stim_seq_item = FIFO_seq_item::type_id::create("stim_seq_item");
19 | seq_item_port.get_next_item(stim_seq_item);
20 | FIFO_vif.data_in=stim_seq_item.data_in;
21 | FIFO_vif.rst_n=stim_seq_item.rst_n;
22 | FIFO_vif.wr_en=stim_seq_item.wr_en;
23 | FIFO_vif.rd_en=stim_seq_item.rd_en;
24 | @(negedge FIFO_vif.clk);
25 | seq_item_port.item_done();
26 | `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
27 | end
28 endtask
29 endclass
30 endpackage
```

FIFO Monitor:

```
1 package monitor_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import sequence_item_pkg::*;
5 class FIFO_monitor extends uvm_monitor;
6   `uvm_component_utils(FIFO_monitor)
7   virtual FIFO_if FIFO_vif;
8   FIFO_seq_item rsp_seq_item;
9   uvm_analysis_port #(FIFO_seq_item) mon_ap;
10
11
12 function new(string name = "FIFO_monitor" , uvm_component parent = null);
13   super.new(name,parent);
14 endfunction
15
16 function void build_phase(uvm_phase phase);
17   super.build_phase(phase);
18   mon_ap = new("mon_ap",this);
19 endfunction
20
21 task run_phase(uvm_phase phase);
22   super.run_phase(phase);
23   forever begin
24     rsp_seq_item = FIFO_seq_item::type_id::create("rsp_seq_item");
25     @(negedge FIFO_vif.clk);
26     rsp_seq_item.data_in=FIFO_vif.data_in;
27     rsp_seq_item.rst_n=FIFO_vif.rst_n;
28     rsp_seq_item.wr_en=FIFO_vif.wr_en;
29     rsp_seq_item.rd_en=FIFO_vif.rd_en;
30     rsp_seq_item.data_out=FIFO_vif.data_out;
31     rsp_seq_item.wr_ack=FIFO_vif.wr_ack;
32     rsp_seq_item.overflow=FIFO_vif.overflow;
33     rsp_seq_item.full=FIFO_vif.full;
34     rsp_seq_item.empty=FIFO_vif.empty;
35     rsp_seq_item.almostfull=FIFO_vif.almostfull;
36     rsp_seq_item.almostempty=FIFO_vif.almostempty;
37     rsp_seq_item.underflow=FIFO_vif.underflow;
```

```

37     rsp_seq_item.underflow=FIFO_vif.underflow;
38     mon_ap.write(rsp_seq_item);
39     `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)
40 end
41 endtask
42 endclass
43 endpackage

```

FIFO Agent:

```

1  package agent_pkg;
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4  import sequencer_pkg::*;
5  import FIFO_driver_pkg::*;
6  import monitor_pkg::*;
7  import FIFO_config_pkg::*;
8  import sequence_item_pkg::*;
9  class FIFO_agent extends uvm_agent;
10     `uvm_component_utils(FIFO_agent)
11     FIFO_sequencer sqr;
12     FIFO_driver drv;
13     FIFO_monitor mon;
14     FIFO_config_obj FIFO_cfg;
15     uvm_analysis_port #(FIFO_seq_item) agt_ap;
16
17
18
19     function new(string name = "FIFO_agent" , uvm_component parent = null);
20         super.new(name,parent);
21     endfunction
22
23     function void build_phase(uvm_phase phase);
24         super.build_phase(phase);
25         if(!uvm_config_db #(FIFO_config_obj)::get(this,"","CFG",FIFO_cfg ))begin
26             `uvm_fatal("build_phase", "unable to get configuration object");
27         end
28         sqr= FIFO_sequencer::type_id::create("sqr",this);
29         drv= FIFO_driver::type_id::create("drv",this);
30         mon= FIFO_monitor::type_id::create("mon",this);
31         agt_ap= new("agt_ap",this);
32     endfunction
33
34     function void connect_phase (uvm_phase phase);
35         drv.FIFO_vif = FIFO_cfg.FIFO_vif;
36         mon.FIFO_vif = FIFO_cfg.FIFO_vif;
37         drv.seq_item_port.connect(sqr.seq_item_export);

```

```

34  function void connect_phase (uvm_phase phase);
35      drv.FIFO_vif = FIFO_cfg.FIFO_vif;
36      mon.FIFO_vif = FIFO_cfg.FIFO_vif;
37      drv.seq_item_port.connect(sqr.seq_item_export);
38      mon.mon_ap.connect(agt_ap);
39  endfunction
40  endclass
41  endpackage

```

FIFO Coverage:

```

1  package Coverage_pkg;
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4  import sequence_item_pkg::*;
5  class FIFO_Coverage extends uvm_component;
6      `uvm_component_utils(FIFO_Coverage)
7      uvm_analysis_export #(FIFO_seq_item) cov_export;
8      uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
9      FIFO_seq_item seq_item_cov;
10
11
12  covergroup cvr_gp;
13
14  wr_en: coverpoint seq_item_cov.wr_en;
15  rd_en: coverpoint seq_item_cov.rd_en;
16  overflow: coverpoint seq_item_cov.overflow;
17  almostempty: coverpoint seq_item_cov.almostempty;
18  empty: coverpoint seq_item_cov.empty;
19  almostfull: coverpoint seq_item_cov.almostfull;
20  underflow: coverpoint seq_item_cov.underflow;
21  full: coverpoint seq_item_cov.full;
22  wr_ack: coverpoint seq_item_cov.wr_ack;
23

```

```

24 wr_ack_cvr:cross wr_en, rd_en, wr_ack {illegal_bins wr_wr_ack = binsof(wr_en) intersect {0} && binsof(wr_ack) intersect {1};} //no write ackn
25 overflow_cvr:cross wr_en, rd_en, overflow {illegal_bins write_overflow = binsof(wr_en) intersect {0} && binsof(overflow) intersect {1};} //no o
26 full_cvr:cross wr_en, rd_en, full {illegal_bins read_full = binsof(rd_en) intersect {1} && binsof(full) intersect {1};} //the fifo can't be ful
27 empty_cvr:cross wr_en, rd_en, empty;
28 almostfull_cvr:cross wr_en, rd_en, almostfull;
29 almostempty_cvr:cross wr_en, rd_en, almostempty;
30 underflow_cvr:cross wr_en, rd_en, underflow {illegal_bins read_full = binsof(rd_en) intersect {0} && binsof(underflow) intersect {1};} //no und
31 endgroup
32
33 function new(string name = "FIFO_Coverage" , uvm_component parent = null);
34     super.new(name,parent);
35     cvr_gp=new();
36 endfunction
37
38 function void build_phase(uvm_phase phase);
39     super.build_phase(phase);
40     cov_export = new("cov_export",this);
41     cov_fifo = new("cov_fifo",this);
42 endfunction
43
44 function void connect_phase(uvm_phase phase);
45     super.connect_phase(phase);
46     cov_export.connect(cov_fifo.analysis_export);
47 endfunction
48
49 task run_phase(uvm_phase phase);
50     super.run_phase(phase);
51     forever begin
52         cov_fifo.get(seq_item_cov);
53         cvr_gp.sample();
54     end
55 endtask
56
57 endclass
58 endpackage

```

FIFO Scoreboard:

```
1  package Scoreboard_pkg;
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4  import sequence_item_pkg::*;
5  class FIFO_Scoreboard extends uvm_scoreboard;
6  |`uvm_component_utils(FIFO_Scoreboard)
7  |    uvm_analysis_export #(FIFO_seq_item) sb_export;
8  |    uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
9  |    FIFO_seq_item seq_item_sb;
10
11  logic [FIFO_WIDTH-1:0] data_out_ref;
12  logic wr_ack_ref, overflow_ref;
13  logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
14  bit [FIFO_WIDTH-1:0] FIFO_queue[$];
15  integer count=0;
16
17  int error_count = 0;
18  int correct_count =0;
19
20  function new(string name = "FIFO_Scoreboard" , uvm_component parent = null);
21  |    super.new(name,parent);
22  endfunction
23
24  function void build_phase(uvm_phase phase);
25  |    super.build_phase(phase);
26  |    sb_export = new("sb_export",this);
27  |    sb_fifo = new("sb_fifo",this);
28  endfunction
29
30  function void connect_phase(uvm_phase phase);
31  |    super.connect_phase(phase);
32  |    sb_export.connect(sb_fifo.analysis_export);
33  endfunction
34
```

```

35 task run_phase(uvm_phase phase);
36     super.run_phase(phase);
37     forever begin
38         sb_fifo.get(seq_item_sb);
39         reference_model(seq_item_sb);
40         if(data_out_ref!= seq_item_sb.data_out ||
41            (wr_ack_ref!= seq_item_sb.wr_ack) ||
42            (overflow_ref!= seq_item_sb.overflow) ||
43            (full_ref!= seq_item_sb.full) ||
44            (empty_ref!= seq_item_sb.empty) ||
45            (almostfull_ref!= seq_item_sb.almostfull) ||
46            (almostempty_ref!= seq_item_sb.almostempty) ||
47            (underflow_ref!= seq_item_sb.underflow))begin
48             `uvm_error("run_phase", $sformatf("comparison failed, transaction received by the DUT:%s while the reference data_c
49             error_count = error_count + 1;
50         end
51     else
52         `uvm_info("run_phase", $sformatf("Correct FIFO out: %s", seq_item_sb.convert2string()), UVM_HIGH);
53         correct_count = correct_count + 1;
54     end
55 endtask
56
57 task reference_model (FIFO_seq_item seq_item_chk);
58 if(seq_item_chk.rst_n==0) begin
59     overflow_ref=0;
60     full_ref=0;
61     empty_ref=1;
62     almostfull_ref=0;
63     almostempty_ref=0;
64     count=0;
65     wr_ack_ref=0;
66     FIFO_queue.delete();
67     underflow_ref=0;
68 end

```

```
69  else if(seq_item_chk.wr_en==1 && seq_item_chk.rd_en==1 && count==8)begin
70      data_out_ref=FIFO_queue.pop_back();
71      wr_ack_ref=0;
72      overflow_ref=1;
73      underflow_ref=0;
74      count=count-1;
75  end
76  else if(seq_item_chk.wr_en==1 && seq_item_chk.rd_en==1 && count==0)begin
77      FIFO_queue.push_front(seq_item_chk.data_in);
78      wr_ack_ref=1;
79      overflow_ref=0;
80      underflow_ref=1;
81      count=count+1;
82  end
83  else if(seq_item_chk.wr_en==1 && count==8)begin
84      wr_ack_ref=0;
85      overflow_ref=1;
86      underflow_ref=0;
87  end
88  else if(seq_item_chk.rd_en==1 && count==0)begin
89      wr_ack_ref=0;
90      overflow_ref=0;
91      underflow_ref=1;
92  end
93  else if(seq_item_chk.wr_en==1 && seq_item_chk.rd_en==1)begin
94      FIFO_queue.push_front(seq_item_chk.data_in);
95      data_out_ref=FIFO_queue.pop_back();
96      wr_ack_ref=1;
97      overflow_ref=0;
98      underflow_ref=0;
99  end
100 else if(seq_item_chk.wr_en==1)begin
101     FIFO_queue.push_front(seq_item_chk.data_in);
102     count=count+1;
```



```
100  else if(seq_item_chk.wr_en==1)begin
102      count=count+1;
103      wr_ack_ref=1;
104      overflow_ref=0;
105      underflow_ref=0;
106  end
107  else if(seq_item_chk.rd_en==1)begin
108      data_out_ref=FIFO_queue.pop_back();
109      count=count-1;
110      wr_ack_ref=0;
111      overflow_ref=0;
112      underflow_ref=0;
113  end
114  else begin
115      overflow_ref=0;
116      underflow_ref=0;
117      wr_ack_ref=0;
118  end
119  if(count == 0)begin
120      full_ref=0;
121      empty_ref=1;
122      almostfull_ref=0;
123      almostempty_ref=0;
124  end
125  else if(count == 8)begin
126      full_ref=1;
127      empty_ref=0;
128      almostfull_ref=0;
129      almostempty_ref=0;
130  end
131  else if(count == 7)begin
132      full_ref=0;
133      empty_ref=0;
134      almostfull_ref=1;
135      almostempty_ref=0;
136  end
```

```
137 else if(count == 1)begin
138     full_ref=0;
139     empty_ref=0;
140     almostfull_ref=0;
141     almostempty_ref=1;
142 end
143 else begin
144     full_ref=0;
145     empty_ref=0;
146     almostfull_ref=0;
147     almostempty_ref=0;
148 end
149 endtask
150
151 function void report_phase(uvm_phase phase);
152     super.report_phase(phase);
153     `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct_count), UVM_MEDIUM);
154     `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error_count), UVM_MEDIUM);
155 endfunction
156 endclass
157 endpackage
```

FIFO_env:

```
1  package FIFO_env_pkg;
2  import uvm_pkg::*;
3  import agent_pkg::*;
4  import Coverage_pkg::*;
5  import Scoreboard_pkg::*;
6  `include "uvm_macros.svh"
7  class FIFO_env extends uvm_env;
8  |   `uvm_component_utils(FIFO_env);
9
10  FIFO_agent agt;
11  FIFO_Scoreboard sb;
12  FIFO_Coverage cov;
13
14  function new(string name = "FIFO_env" , uvm_component parent = null);
15  |   super.new(name,parent);
16  endfunction
17
18  function void build_phase(uvm_phase phase);
19  |   super.build_phase(phase);
20  |   agt = FIFO_agent::type_id::create("agt",this);
21  |   sb = FIFO_Scoreboard::type_id::create("sb",this);
22  |   cov = FIFO_Coverage::type_id::create("cov",this);
23  endfunction: build_phase
24
25  function void connect_phase(uvm_phase phase);
26  |   agt.agt_ap.connect(sb.sb_export);
27  |   agt.agt_ap.connect(cov.cov_export);
28  endfunction
29
30  endclass
31  endpackage
32
```

FIFO test:

```
1  package FIFO_test_pkg;
2  import uvm_pkg::*;
3  import FIFO_env_pkg::*;
4  import FIFO_driver_pkg::*;
5  import FIFO_config_pkg::*;
6  import sequence_pkg::*;
7  `include "uvm_macros.svh"
8
9  class FIFO_test extends uvm_test;
10 `uvm_component_utils(FIFO_test)
11
12  FIFO_env env;
13  virtual FIFO_if FIFO_vif;
14  FIFO_config_obj FIFO_config_obj_test;
15  FIFO_main_sequence main_seq;
16  FIFO_reset_sequence reset_seq;
17  FIFO_write_sequence write_seq;
18  FIFO_read_sequence read_seq;
19
20  function new(string name = "FIFO_test" , uvm_component parent = null);
21      super.new(name,parent);
22  endfunction
23
24  function void build_phase(uvm_phase phase);
25      super.build_phase(phase);
26      env = FIFO_env::type_id::create("env",this);
27      FIFO_config_obj_test = FIFO_config_obj::type_id::create("FIFO_config_obj_test",this);
28      main_seq = FIFO_main_sequence::type_id::create("main_seq",this);
29      reset_seq = FIFO_reset_sequence::type_id::create("reset_seq",this);
30      write_seq = FIFO_write_sequence::type_id::create("write_seq",this);
31      read_seq = FIFO_read_sequence::type_id::create("read_seq",this);
32
33      if(!uvm_config_db #(virtual FIFO_if)::get(this,"", "FIFO_if",FIFO_config_obj_test.FIFO_vif ))
34          `uvm_fatal("build_phase", "Test - unable to get the virtual interface of the FIFO from the uvm_config_db");
35
36      uvm_config_db #(FIFO_config_obj)::set(this, "", "CFG", FIFO_config_obj_test);
37  endfunction
```

```

39 task run_phase(uvm_phase phase);
40     super.run_phase(phase);
41     phase.raise_objection(this);
42     //
43     `uvm_info("run_phase","reset Asserted", UVM_LOW)
44     reset_seq.start(env.agt.sqr);
45     `uvm_info("run_phase","reset Deasserted", UVM_LOW)
46     //
47     `uvm_info("run_phase","full write operation started", UVM_LOW)
48     write_seq.start(env.agt.sqr);
49     `uvm_info("run_phase","full write operation ended", UVM_LOW)
50     //
51     `uvm_info("run_phase","full read operation started", UVM_LOW)
52     read_seq.start(env.agt.sqr);
53     `uvm_info("run_phase","full read operation ended", UVM_LOW)
54     //
55     `uvm_info("run_phase","Stimulus Generation started", UVM_LOW)
56     main_seq.start(env.agt.sqr);
57     `uvm_info("run_phase","Stimulus Generation ended", UVM_LOW)
58     phase.drop_objection(this);
59 endtask
60 endclass
61 endpackage

```

FIFO sva:

```

1  module FIFO_sva(FIFO_if.DUT F_if);
2  parameter FIFO_WIDTH = 16;
3  parameter FIFO_DEPTH = 8;
4  localparam max_fifo_addr = $clog2(FIFO_DEPTH);
5  logic [FIFO_WIDTH-1:0] data_in;
6  logic clk, rst_n, wr_en, rd_en;
7  logic [FIFO_WIDTH-1:0] data_out;
8  logic wr_ack, overflow;
9  logic full, empty, almostfull, almostempty, underflow;
10 logic [max_fifo_addr:0] count;
11
12 assign clk = F_if.clk;
13 assign data_in = F_if.data_in;
14 assign rst_n = F_if.rst_n;
15 assign wr_en = F_if.wr_en;
16 assign rd_en = F_if.rd_en;
17 assign data_out = F_if.data_out;
18 assign wr_ack = F_if.wr_ack;
19 assign overflow = F_if.overflow;
20 assign full = F_if.full;
21 assign empty = F_if.empty;
22 assign almostfull = F_if.almostfull;
23 assign almostempty = F_if.almostempty;
24 assign underflow = F_if.underflow;
25 assign wr_ptr = dut.wr_ptr;
26 assign rd_ptr = dut.rd_ptr;
27 assign count = dut.count;
28
29 property p_rst;
30   @(negedge clk) ((rst_n==0) |-> (rd_ptr==0 && wr_ptr==0 && count==0 && full==0 && empty==1 && almostfull==0 && almostempty==0));
31 endproperty
32
33 property p_full;
34   @(posedge clk) ((count==FIFO_DEPTH) |-> (full==1 && empty==0 && almostfull==0 && almostempty==0));
35 endproperty
36

```

```

37 property p_almostfull;
38   @(posedge clk) ((count==FIFO_DEPTH-1) |-> (full==0 && empty==0 && almostfull==1 && almostempty==0));
39 endproperty
40
41 property p_almostempty;
42   @(posedge clk) ((count==1) |-> (full==0 && empty==0 && almostfull==0 && almostempty==1));
43 endproperty
44
45 property p_empty;
46   @(posedge clk) ((count==0) |-> (full==0 && empty==1 && almostfull==0 && almostempty==0));
47 endproperty
48
49 property p_underflow;
50   @(posedge clk) disable iff (!rst_n)((rd_en && empty) |> (underflow==1));
51 endproperty
52
53 property p_overflow;
54   @(posedge clk) disable iff (!rst_n)((wr_en && full) |> (overflow==1));
55 endproperty
56
57 property p_rd_ptr;
58   @(posedge clk) disable iff (!rst_n)((rd_en && !empty) |> (rd_ptr==$past(rd_ptr)+1'b1));
59 endproperty
60
61 property p_wr_ptr;
62   @(posedge clk) disable iff (!rst_n)((wr_en && !full) |> (wr_ptr==$past(wr_ptr)+1'b1));
63 endproperty
64
65 property p_wr_ack;
66   @(negedge clk) (( wr_en==1 && rst_n==1 && overflow==0) |-> (wr_ack==1));
67 endproperty


```

```
69  rst_assertion: assert property(p_rst);
70  full_assertion: assert property(p_full);
71  almostfull_assertion: assert property(p_almostfull);
72  almostempty_assertion: assert property(p_almostempty);
73  empty_assertion: assert property(p_empty);
74  underflow_assertion: assert property(p_underflow);
75  overflow_assertion: assert property(p_overflow);
76  rd_ptr_assertion: assert property(p_rd_ptr);
77  wr_ptr_assertion: assert property(p_wr_ptr);
78  wr_ack_assertion: assert property(p_wr_ack);|
79
80  rst_cover: cover property(p_rst);
81  full_cover: cover property(p_full);
82  almostfull_cover: cover property(p_almostfull);
83  almostempty_cover: cover property(p_almostempty);
84  empty_cover: cover property(p_empty);
85  underflow_cover: cover property(p_underflow);
86  overflow_cover: cover property(p_overflow);
87  rd_ptr_cover: cover property(p_rd_ptr);
88  wr_ptr_cover: cover property(p_wr_ptr);
89  wr_ack_cover: cover property(p_wr_ack);
90
91  endmodule
```

FIFO top:

```
1  import FIFO_test_pkg::*;
2  import uvm_pkg::*;
3  import FIFO_driver_pkg::*;
4  import FIFO_env_pkg::*;
5  `include "uvm_macros.svh"
6  module FIFO_top();
7      bit clk;
8
9      initial begin
10         clk = 0;
11         forever
12             #1 clk = ~clk;
13     end
14
15     FIFO_if F_if(clk);
16     FIFO dut(F_if);
17     bind FIFO FIFO_sva FIFO_sva_inst(F_if);
18
19     initial begin
20         uvm_config_db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_if", F_if);
21         run_test("FIFO_test");
22     end
23
24 endmodule
```


UVM Testbench Drwaing:



UVM flow:

1-the top module instantiates both the Interface and DUT while generating the clock and then passes the interface to the configuration database

2-The test starts by initializing the UVM environment and configuration object and triggering sequences.

3-The configuration is passed down to the environment and further to the agent, driver, sequencer, and monitor.

4-The sequencer generates sequence items, which are sent to the driver.

5-The driver translates these sequence items into transactions that stimulate the DUT.

6-The DUT responds, and its outputs are observed by the monitor.

7-The monitor sends the observed data to the scoreboard and coverage collector.

8-The scoreboard checks the DUT's output against expected values, and the coverage collector tracks what portions of the DUT's functionality have been tested.

Verification plan:

	A	B	C	D	E
	Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
1	FIFO_1	when rst_n is low ,the FIFO pointers and count should be low.	directed at start of simulation then Randomized under constraints that drive the rst_n to be high 97% of the time		A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to check for functionality
2		when wr_en is high and FIFO is not full , data_in should be stored in FIFO with the wr_ack turning high and the wr_ptr incrementing, and if full then wr_en should be ignored with the overflow signal turning high.	directed after reset sequence then Randomized under constraints that drive the wr_en to be high 70% of the time	helps in cross_covering all bin combinations of wr_en, rd_en and all output signals except for specified illegal_bins	A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to check for full, almostfull signals as they re combinational, and concurrent assertions to check for overflow and wr_ptr signals.
3		when rd_en is high and FIFO is not empty, data_out should be earliest data_in that was written and not read before, and the rd_ptr should increment, and if empty then rd_en should be ignored with the underflow signal turning high.	directed after write sequence then Randomized under constraints that drive the rd_en to be high 30% of the time	helps in cross_covering all bin combinations of wr_en, rd_en and all output signals except for specified illegal_bins	A checker in the scoreboard package to make sure the output is correct, and also an immediate assertion to check for empty and almostempty signals as they re combinational, and concurrent assertions to check for underflow and rd_ptr signals.
4					

Assertions:

Feature	Assertion
---------	-----------

Whenever rst_n is low, all counters should be reset and empty flag should be high.	@(negedge clk) ((rst_n==0) -> (rd_ptr==0 && wr_ptr==0 && count==0 && full==0 && empty==1 && almostfull==0 && almostempty==0))
Whenever FIFO is full (count is highest value), the full flag should be high.	@(posedge clk) ((count==FIFO_DEPTH) -> (full==1 && empty==0 && almostfull==0 && almostempty==0))
Whenever FIFO has only one place available for writing, the almostfull flag should be high.	@(posedge clk) ((count==FIFO_DEPTH-1) -> (full==0 && empty==0 && almostfull==1 && almostempty==0))
Whenever FIFO has only one place written in it, the almostempty flag should be high.	@(posedge clk) ((count==1) -> (full==0 && empty==0 && almostfull==0 && almostempty==1))
Whenever FIFO has nothing to read the almostempty flag should be high.	@(posedge clk) ((count==0) -> (full==0 && empty==1 && almostfull==0 && almostempty==0))
Whenever FIFO attempts to read while its empty the underflow flag should be high.	@(posedge clk) disable iff (!rst_n)((rd_en && empty) >= (underflow==1))
Whenever FIFO attempts to write while its full the overflow flag should be high.	@(posedge clk) disable iff (!rst_n)((wr_en && full) >= (overflow==1))
Whenever FIFO attempts to read and is successful rd_ptr should increment.	@(posedge clk) disable iff (!rst_n)((rd_en && !empty) >= (rd_ptr==\$past(rd_ptr)+1'b1))
Whenever FIFO attempts to write and is successful wr_ptr should increment.	@(posedge clk) disable iff (!rst_n)((wr_en && !full) >= (wr_ptr==\$past(wr_ptr)+1'b1));
Whenever FIFO attempts to write and is successful wr_ack should be high.	@(negedge clk) ((wr_en==1 && rst_n==1 && overflow==0) -> (wr_ack==1))

DO file:




run.do - Notepad

File Edit Format View Help

```
vlib work
vlog -f src_files.list +cover -covercells
vsim -voptargs=+acc work.FIFO_top -cover
add wave /FIFO_top/F_if/*
add wave -position insertpoint \
sim:/FIFO_top/dut/mem \
sim:/FIFO_top/dut/wr_ptr \
sim:/FIFO_top/dut/rd_ptr \
sim:/FIFO_top/dut/count|
coverage save top.ucdb -onexit
run -all
```

Src files.list:



The image shows a screenshot of a Notepad application window. The title bar reads "src_files.list - Notepad". The menu bar includes "File", "Edit", "Format", "View", and "Help". The text area contains a list of Verilog source files, each on a new line:

```
FIFO.sv
FIFO_interface.sv
FIFO_sequence_item.sv
FIFO_sequences.sv
FIFO_sequencer.sv
FIFO_config_pkg.sv
FIFO_driver.sv
FIFO_monitor_pkg.sv
FIFO_agent.sv
FIFO_coverage.sv
FIFO_Scoreboard.sv
FIFO_env.sv
FIFO_test.sv
FIFO_sva.sv
FIFO_top.sv
```

Code, Functional and Sequential Domain Coverage:

```
=====
|== Instance: /FIFO_top/dut/FIFO_sva_inst
== Design Unit: work.FIFO_sva
=====
```

Assertion Coverage:

Assertions	10	10	0	100.00%
Name	File(Line)	Failure Count	Pass Count	
/FIFO_top/dut/FIFO_sva_inst/rst_assertion	FIFO_sva.sv(69)	0	1	
/FIFO_top/dut/FIFO_sva_inst/full_assertion	FIFO_sva.sv(70)	0	1	
/FIFO_top/dut/FIFO_sva_inst/almostfull_assertion	FIFO_sva.sv(71)	0	1	
/FIFO_top/dut/FIFO_sva_inst/almostempty_assertion	FIFO_sva.sv(72)	0	1	
/FIFO_top/dut/FIFO_sva_inst/empty_assertion	FIFO_sva.sv(73)	0	1	
/FIFO_top/dut/FIFO_sva_inst/underflow_assertion	FIFO_sva.sv(74)	0	1	
/FIFO_top/dut/FIFO_sva_inst/overflow_assertion	FIFO_sva.sv(75)	0	1	
/FIFO_top/dut/FIFO_sva_inst/rd_ptr_assertion	FIFO_sva.sv(76)	0	1	
/FIFO_top/dut/FIFO_sva_inst/wr_ptr_assertion	FIFO_sva.sv(77)	0	1	
/FIFO_top/dut/FIFO_sva_inst/wr_ack_assertion	FIFO_sva.sv(78)	0	1	

Directive Coverage:

Directives	10	10	0	100.00%
------------	----	----	---	---------

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/FIFO_top/dut/FIFO_sva_inst/rst_cover	FIFO_sva	Verilog	SVA	FIFO_sva.sv(80)	312	Covered
/FIFO_top/dut/FIFO_sva_inst/full_cover	FIFO_sva	Verilog	SVA	FIFO_sva.sv(81)	236	Covered
/FIFO_top/dut/FIFO_sva_inst/almostfull_cover	FIFO_sva	Verilog	SVA	FIFO_sva.sv(82)	447	Covered
/FIFO_top/dut/FIFO_sva_inst/almostempty_cover	FIFO_sva	Verilog	SVA	FIFO_sva.sv(83)	2444	Covered
/FIFO_top/dut/FIFO_sva_inst/empty_cover	FIFO_sva	Verilog	SVA	FIFO_sva.sv(84)	2029	Covered
/FIFO_top/dut/FIFO_sva_inst/underflow_cover	FIFO_sva	Verilog	SVA	FIFO_sva.sv(85)	855	Covered
/FIFO_top/dut/FIFO_sva_inst/overflow_cover	FIFO_sva	Verilog	SVA	FIFO_sva.sv(86)	124	Covered
/FIFO_top/dut/FIFO_sva_inst/rd_ptr_cover	FIFO_sva	Verilog	SVA	FIFO_sva.sv(87)	3841	Covered
/FIFO_top/dut/FIFO_sva_inst/wr_ptr_cover	FIFO_sva	Verilog	SVA	FIFO_sva.sv(88)	4602	Covered
/FIFO_top/dut/FIFO_sva_inst/wr_ack_cover	FIFO_sva	Verilog	SVA	FIFO_sva.sv(89)	4744	Covered

```

=====
=== Instance: /FIFO_top/dut
=== Design Unit: work.FIFO
=====

```

```

Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              25      25        0   100.00%

```

```

=====Branch Details=====

```

Branch Coverage for instance /FIFO_top/dut

Line	Item	Count	Source
----	----	-----	-----
File FIFO.sv			
-----IF Branch-----			
39		10342	Count coming in to IF
39	1	613	if (!rst_n) begin
45	1	4744	else if (wr_en && count < FIFO_DEPTH) begin
51	1	4985	else begin

Branch totals: 3 hits of 3 branches = 100.00%

-----IF Branch-----			
53		4985	Count coming in to IF
53	1	127	if (full && wr_en)
55	1	4858	else

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----			
61		9089	Count coming in to IF
61	1	607	if (!rst_n) begin
64	1	3957	else if (rd_en && count != 0) begin
69	1	4525	else begin //added this else as underflow is

Condition Coverage:				
Enabled Coverage	Bins	Covered	Misses	Coverage
-----	----	----	----	-----
Conditions	24	24	0	100.00%

=====Condition Details=====

Condition Coverage for instance /FIFO_top/dut --

File FIFO.sv

-----Focused Condition View-----

Line 45 Item 1 (wr_en && (count < 8))

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
-----	-----	-----	-----
wr_en	Y		
(count < 8)	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
-----	-----	-----	-----
Row 1:	1	wr_en_0	-
Row 2:	1	wr_en_1	(count < 8)
Row 3:	1	(count < 8)_0	wr_en
Row 4:	1	(count < 8)_1	wr_en

-----Focused Condition View-----

Line 53 Item 1 (full && wr_en)

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
-----	-----	-----	-----
full	Y		
wr_en	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
-----	-----	-----	-----
Row 1:	1	full_0	-
Row 2:	1	full_1	wr_en
Row 3:	1	wr_en_0	full
Row 4:	1	wr_en_1	full

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	34	34	0	100.00%

=====Statement Details=====

Statement Coverage for instance /FIFO_top/dut --

Line	Item	Count	Source
----	----	----	-----
File FIFO.sv			
8			module FIFO(FIFO_if.DUT F_if);
9			parameter FIFO_WIDTH = 16;
10			parameter FIFO_DEPTH = 8;
11			logic [FIFO_WIDTH-1:0] data_in;
12			logic clk, rst_n, wr_en, rd_en;
13			logic [FIFO_WIDTH-1:0] data_out;
14			logic wr_ack, overflow;
15			logic full, empty, almostfull, almostempty, underflow;
16			
17			localparam max_fifo_addr = \$clog2(FIFO_DEPTH);
18			
19			reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
20			
21			reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
22			reg [max_fifo_addr:0] count;

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Toggles	106	106	0	100.00%

=====Toggle Details=====

Toggle Coverage for instance /FIFO_top/dut --

Node	1H->0L	0L->1H	"Coverage"
-----	-----	-----	-----
almostempty	1	1	100.00
almostfull	1	1	100.00
clk	1	1	100.00
count[3-0]	1	1	100.00
data_in[15-0]	1	1	100.00
data_out[15-0]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd_en	1	1	100.00
rd_ptr[2-0]	1	1	100.00
rst_n	1	1	100.00
underflow	1	1	100.00
wr_ack	1	1	100.00
wr_en	1	1	100.00
wr_ptr[2-0]	1	1	100.00

Total Node Count = 53
Toggled Node Count = 53
Untoggled Node Count = 0

Toggle Coverage = 100.00% (106 of 106 bins)

```

=== Instance: /Coverage_pkg
=== Design Unit: work.Coverage_pkg
=====

```

Covergroup Coverage:

Covergroups	1	na	na	100.00%
Coverpoints/Crosses	16	na	na	na
Covergroup Bins	66	66	0	100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /Coverage_pkg/FIFO_Coverage/cvr_gp	100.00%	100	-	Covered
covered/total bins:	66	66	-	
missing/total bins:	0	66	-	
% Hit:	100.00%	100	-	
Coverpoint wr_en	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	5013	1	-	Covered
bin auto[1]	5028	1	-	Covered
Coverpoint rd_en	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	5057	1	-	Covered
bin auto[1]	4984	1	-	Covered
Coverpoint overflow	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	9914	1	-	Covered
bin auto[1]	127	1	-	Covered
Coverpoint almostempty	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	7525	1	-	Covered
bin auto[1]	2516	1	-	Covered
Coverpoint empty	100.00%	100	-	Covered
covered/total bins:	2	2	-	


Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cur
▲ /uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#1731/immed__1735	Immediate	SVA	on	0	0	-	-	-	-	-
▲ /uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#1771/immed__1775	Immediate	SVA	on	0	0	-	-	-	-	-
▲ /sequence_pkg::FIFO_main_sequence::body/#ublk#50851543#14/immed__17	Immediate	SVA	on	0	1	-	-	-	-	-
④ ▲ /FIFO_top/dut/FIFO_sva_inst/rst_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
④ ▲ /FIFO_top/dut/FIFO_sva_inst/full_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
④ ▲ /FIFO_top/dut/FIFO_sva_inst/almostfull_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
④ ▲ /FIFO_top/dut/FIFO_sva_inst/almostempty_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
④ ▲ /FIFO_top/dut/FIFO_sva_inst/empty_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
④ ▲ /FIFO_top/dut/FIFO_sva_inst/underflow_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
④ ▲ /FIFO_top/dut/FIFO_sva_inst/overflow_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
④ ▲ /FIFO_top/dut/FIFO_sva_inst/rd_ptr_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
④ ▲ /FIFO_top/dut/FIFO_sva_inst/wr_ptr_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
④ ▲ /FIFO_top/dut/FIFO_sva_inst/wr_ack_assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-

Cover Directives														
Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Th
▲ /FIFO_top/dut/FIFO_sva_inst/rst_cover	SVA	✓	Off	312	1	Unli...	1	100%	<div></div>	✓	0	0	0 ns	
▲ /FIFO_top/dut/FIFO_sva_inst/full_cover	SVA	✓	Off	236	1	Unli...	1	100%	<div></div>	✓	0	0	0 ns	
▲ /FIFO_top/dut/FIFO_sva_inst/almostfull_cover	SVA	✓	Off	447	1	Unli...	1	100%	<div></div>	✓	0	0	0 ns	
▲ /FIFO_top/dut/FIFO_sva_inst/almostempty_cover	SVA	✓	Off	2444	1	Unli...	1	100%	<div></div>	✓	0	0	0 ns	
▲ /FIFO_top/dut/FIFO_sva_inst/empty_cover	SVA	✓	Off	2029	1	Unli...	1	100%	<div></div>	✓	0	0	0 ns	
▲ /FIFO_top/dut/FIFO_sva_inst/underflow_cover	SVA	✓	Off	855	1	Unli...	1	100%	<div></div>	✓	0	0	0 ns	
▲ /FIFO_top/dut/FIFO_sva_inst/overflow_cover	SVA	✓	Off	124	1	Unli...	1	100%	<div></div>	✓	0	0	0 ns	
▲ /FIFO_top/dut/FIFO_sva_inst/rd_ptr_cover	SVA	✓	Off	3841	1	Unli...	1	100%	<div></div>	✓	0	0	0 ns	
▲ /FIFO_top/dut/FIFO_sva_inst/wr_ptr_cover	SVA	✓	Off	4602	1	Unli...	1	100%	<div></div>	✓	0	0	0 ns	
▲ /FIFO_top/dut/FIFO_sva_inst/wr_ack_cover	SVA	✓	Off	4744	1	Unli...	1	100%	<div></div>	✓	0	0	0 ns	


Covergroups										
Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment	
[-] /Coverage_pkg/FIFO_Coverage		100.00%								
[-] TYPE cvr_gp		100.00%	100	100.00...		✓			auto(1)	
[-] CVP cvr_gp::wr_en		100.00%	100	100.00...		✓				
[-] CVP cvr_gp::rd_en		100.00%	100	100.00...		✓				
[-] CVP cvr_gp::overflow		100.00%	100	100.00...		✓				
[-] CVP cvr_gp::almostempty		100.00%	100	100.00...		✓				
[-] CVP cvr_gp::empty		100.00%	100	100.00...		✓				
[-] CVP cvr_gp::almostfull		100.00%	100	100.00...		✓				
[-] CVP cvr_gp::underflow		100.00%	100	100.00...		✓				
[-] CVP cvr_gp::full		100.00%	100	100.00...		✓				
[-] CVP cvr_gp::wr_ack		100.00%	100	100.00...		✓				
[-] CROSS cvr_gp::wr_ack_cvr		100.00%	100	100.00...		✓				
[-] CROSS cvr_gp::overflow_cvr		100.00%	100	100.00...		✓				
[-] CROSS cvr_gp::full_cvr		100.00%	100	100.00...		✓				
[-] CROSS cvr_gp::empty_cvr		100.00%	100	100.00...		✓				
[-] CROSS cvr_gp::almostfull_cvr		100.00%	100	100.00...		✓				
[-] CROSS cvr_gp::almostempty_cvr		100.00%	100	100.00...		✓				
[-] CROSS cvr_gp::underflow_cvr		100.00%	100	100.00...		✓				


Questasim snippets:

Reset sequence:





Write_sequence:








Read_sequence:







Main_sequence (total Randomization):







Transcript:

Transcript

File Edit View Bookmarks Window Help

Transcript

```
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# UVM_INFO FIFO_test.sv(43) @ 0: uvm_test_top [run_phase] reset Asserted
# UVM_INFO FIFO_test.sv(45) @ 2: uvm_test_top [run_phase] reset Deasserted
# UVM_INFO FIFO_test.sv(47) @ 2: uvm_test_top [run_phase] full write operation started
# UVM_INFO FIFO_test.sv(49) @ 42: uvm_test_top [run_phase] full write operation ended
# UVM_INFO FIFO_test.sv(51) @ 42: uvm_test_top [run_phase] full read operation started
# UVM_INFO FIFO_test.sv(53) @ 82: uvm_test_top [run_phase] full read operation ended
# UVM_INFO FIFO_test.sv(55) @ 82: uvm_test_top [run_phase] Stimulus Generation started
# UVM_INFO FIFO_test.sv(57) @ 20082: uvm_test_top [run_phase] Stimulus Generation ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20082: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO FIFO_Scoreboard.sv(153) @ 20082: uvm_test_top.env.sb [report_phase] Total successful transactions: 10041
# UVM_INFO FIFO_Scoreboard.sv(154) @ 20082: uvm_test_top.env.sb [report_phase] Total failed transactions: 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 14
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 2
# [run_phase] 8
# ** Note: $finish : F:/questasim/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 20082 ns Iteration: 61 Instance: /FIFO_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```