


# **4-bit ALSU with 40 Operations in Modular Design**



**Ahmed Hisham Abdelfattah**  
**ECE Department**

# **Table Of Contents:**

## **1.Introduction**

## **2.Design Architecture.**

2.1 Design Overview of ALSU.

2.2 Arithmetic& Arithmetical Shift Unit Architecture.

2.3 Logic& Logical Shift Unit Architecture.

## **3.ALSU Operations – Selectors Table.**

## **4.Detailed Design Architecture for Arithmetic& Arithmetical Shift Unit.**

4.1 Adder Top Module Implementation & Testing.

4.2 Multiplier Top Module Implementation & Testing.

4.3 Divider Top Module Implementation & Testing.

4.4 Parity Checker Top Module Implementation & Testing.

4.5 Arithmetical Shifter Top Module Implementation & Testing.

4.6 Reverser Top Module Implementation & Testing.

4.7 Incrementer Top Module Implementation & Testing.

4.8 Decrementer Top Module Implementation & Testing.

4.9 Arithmetic& Arithmetical Shift Unit Top Module Schematic.

## **5.Detailed Design Architecture for Logic & Logical Shift Unit.**

5.1 And, OR, XOR, XNOR Operations Block Top Module Implementation & Testing.

5.2 NAND, NOR, Complement Ops. Block Top Module Implementation & Testing.

5.3 Bypass, Equality, SLT Operations Block Top Module Implementation & Testing.

5.4 Logical Shift & Rotate Operations Block Top Module Implementation & Testing.

5.5 Logic& Logical Shift Unit Top Module Schematic.


## **6.Simulation & Testing of ALSU Top Module.**

## I.Introduction:


- **This Document Presents the Design and Implementation of 4-bit ALSU with 40 Operations in Modular Design in Verilog HDL**
- **This Project is made in modular Design as I made the Architecture of Arithmetic & Arithmetical Shift Unit and the Architecture of Logical and Logic Shift unit and All the Blocks in the system.**
- **And this Project includes also like 4-bit Divider and its Architecture, 4-bit Multiplier, Incrementer, Decrementer taking in consideration the Negative Sign in Operations Like Subtractor and Decrementer by making an output (Negative Sign Flag).**
- **This Project also Contains Logic Operations like AND, OR, XOR, XNOR and a lot of other logical operations.**
- **This project is mainly designed in around 3000 lines of Code using Verilog HDL as I made a design and Test Bench for each module individually and for the whole system (you Can See them from my Repo.)**
- **Repo: [Repo ALSU 40-Operations](#)**
- **LinkedIn Account: [LinkedIn Ahmed Hisham Abdelfattah](#)**
- **For any Questions, feel free to reach out at: [ahmed.hesham2005.bu@gmail.com](mailto:ahmed.hesham2005.bu@gmail.com)**

## 2.Design Architecture:


### 2.1 ALSU Design Overview:



## 2.2 Arithmetic & Arithmetical Shift Unit:



## 2.3 Logic & Logical Shift Unit:



### 3. ALSU Operations – Selectors Table:

#### 3.1 Logic & Logical Shift Unit:

S5	S4	S3	S2	S1	S0	Function
1	0	0	0	0	0	AND
1	0	0	0	0	1	OR
1	0	0	0	1	0	XOR
1	0	0	0	1	1	XNOR
1	0	1	1	0	0	NAND
1	0	1	1	0	1	NOR
1	0	1	1	1	0	Complement (A)
1	0	1	1	1	1	Complement (B)
1	1	0	0	0	0	Bypass (A)
1	1	0	0	0	1	Bypass (B)
1	1	0	0	1	0	Equality (A = B)
1	1	0	0	1	1	SLT (A < B)
1	1	1	0	0	0	Logic Shift Right (A)
1	1	1	0	0	1	Logic Shift Left (A)
1	1	1	0	1	0	Logic Shift Right (B)
1	1	1	0	1	1	Logic Shift Left (B)
1	1	1	1	0	0	Rotate Right (A)
1	1	1	1	0	1	Rotate Left (A)
1	1	1	1	1	0	Rotate Right (B)
1	1	1	1	1	1	Rotate Left (B)

## 3.2 Arithmetic & Arithmetical Shift Unit:


S5	S4	S3	S2	S1	S0	Function
0	0	0	0	0	0	A + B
0	0	0	0	0	1	A - B
0	0	0	0	1	0	2's Comp. (B)
0	0	0	0	1	1	2's Comp. (A)
0	0	0	1	0	0	A × B (least significant 4 bits)
0	0	0	1	0	1	A × B (most significant 4 bits)
0	0	1	1	0	0	A / B (Quotient)
0	0	1	1	0	1	A / B (Remainder)
0	1	0	1	0	0	Parity Checker (A)
0	1	0	1	0	1	Parity Checker (B)
0	0	1	0	1	0	Arithmetic Shift Right (A)
0	0	1	1	1	1	Arithmetic Shift Left (A)
0	1	1	0	1	1	Arithmetic Shift Right (B)
0	1	1	1	1	1	Arithmetic Shift Left (B)
0	1	0	0	0	0	Reverse (A)
0	1	0	0	0	1	Reverse (B)
0	1	1	1	0	0	Increment (A)
0	1	1	1	0	1	Increment (B)
0	1	1	0	0	0	Decrement (A)
0	1	1	0	0	1	Decrement (B)



## 4. Detailed Architecture Description for Arithmetic & Arithmetical Shift Unit:


### 4.1 Adder Top Module:

- Architecture:




- This Module works according to the Selectors  
 If Sel = 00  $\rightarrow$  (A+B), Sel = 01  $\rightarrow$  (A-B), Sel = 10  $\rightarrow$  (2's Comp.(B))  
 , If Sel = 10  $\rightarrow$  (2's Comp.(A))

- Test Bench Simulation:




## 4.2 Multiplier Top Module:

### 4.2.1 4-bit Multiplier Block:



### 4.2.2 Multiplier Top Module Implementation:





- This Module works according to the Selector:  
If Sel = 0 → Out = **Least Significant 4 bits** and If Sel = 1 → Out = **Most Significant 4 bits**.
- Test Bench Simulation:

	Msgs									
A	4'd0	0	5	0	15	3	10	12	15	0
B	4'd0	0	4	3	0	3	5	1	13	15
Out	8'd0	0	20	15	0	45	15	10	156	225
error_count	32'd0	0								

## 4.3 Divider Top Module:


### 4.3.1 4-bit Divider Architecture:





	Msgs									
A	4'd10	5	0	15	3	10	12	15	10	
B	4'd5	4	3	1	3	5	1	13	15	
Q	4'd2	1	1	0	5	0	10	0	1	
R	4'd0	1	2	0	0	3	0	12	0	
error_count	32'd0	0								

#### 4.4.1 4-bit Parity Checker:




- This Module when Sel = 0, the output will equal Parity\_Checker\_A  
And when Sel = 1, the output will equal Parity\_checker\_B

#### 4.4.3 Test Bench Simulation:


[illegible]

## 4.5 Arithmetic Shifter Top Module:

#### 4.5.1 4-bit Arithmetic Shifter:



#### 4.5.2 Arithmetic Shifter Top Module Implementation:



- This Module when Sel = 00, the output will equal Arithmetic Shift Right(A)  
 , when Sel = 01, the output will equal Arithmetic Shift Left(A)  
 , when Sel = 10, the output will equal Arithmetic Shift Right(B)  
 And when Sel = 11, the output will equal Arithmetic Shift Left(A).

- **Notes about Arithmetic Shift:**

```
// ----- Note -----
// in Case of Signed Numbers: For Arithmetic Shift Right:
// Arithmetic right shift (>>>) replicates the sign bit
// (MSB = 1 for negative)
// (MSB = 0 for positive)

reg signed [3:0] A = 4'b0101;
// A = 4 + 1 = +5
result = A >>> 1;
A = 0101 → >>> 1 → 0010

reg signed [3:0] A = 4'b1100;
// A = -8 + 4 = -4
result = A >>> 1;
A      = 1100    // -4
A >>> 1 = 1110    // -2

// ----- what if ( >>> 2 )

reg signed [3:0] A = 4'b0101;
// A = 4 + 1 = +5
result = A >>> 2;
// Step 1 >>> 1 = 0010 (+2)
// Step 2 >>> 2 = 0001 (+1)
A >>> 2 = 4'b0001 // which is +1 in 4-bit signed

reg signed [3:0] A = 4'b1100;
// A = -8 + 4 = -4
result = A >>> 2;
// Step 1 >>> 1 = 1110 (-2)
// Step 2 >>> 2 = 1111 (-1)
A >>> 2 = 4'b1111 // which is -1 in 4-bit signed

// ----- Note -----
// in Case of Unsigned Numbers: For Arithmetic Shift Right:
// Arithmetic right shift (>>>) works as Logical Shift Right

reg [3:0] A = 4'b1100;

A      = 1100    // 12
A >>> 1 = 0110    // 6

A      = 1100    // 12
A >>> 2 = 0011    // 3


reg [3:0] A = 4'b0101;

A      = 0101    // 5
A >>> 1 = 0010    // 2

A      = 0101    // 5
A >>> 2 = 0001    // 1
```

[illegible]

#### 4.6.1 4-bit Reverser:











### 4.8.3 Test Bench Simulation:



## 4.9 Arithmetic& Arithmetical Shift Unit Top Module:

### • Schematic:



- This Module Works according to the Selectors table which is in the beginning of the report as you have five selectors here → you will enter Sel[4:0] and Sel[5] isn't found here because it is constant for all Arithmetic& Arithmetical Shift operations, so we use it to select between Arithmetic& Arithmetical Shift Unit and Logic& Logical Shift unit because Sel[5] for the first is 0 and for the second is 1.

### 5.1.1 AND\_OR\_XOR\_XNOR Operations Block:



- This Module When Sel = 00  $\rightarrow$  Output = A & B, and When Sel = 01  $\rightarrow$  Output = A | B And When Sel = 10  $\rightarrow$  Output = A ^ B, and when Sel = 11  $\rightarrow$  Output = ~(A^B)

- When Sel = 00 and 01

- When Sel = 10 and 11

```


graph LR
    A[A[3:0]] -- i0[3:0] --> AND[RTL_AND]
    B[B[3:0]] -- i1[3:0] --> AND
    AND -- o[3:0] --> INV1[RTL_INV]
    INV1 -- o[3:0] --> Out1[Out_1[3:0]]
    
    A -- i0[3:0] --> OR[RTL_OR]
    B -- i1[3:0] --> OR
    OR -- o[3:0] --> INV2[RTL_INV]
    INV2 -- o[3:0] --> Out2[Out_2[3:0]]
    
    A -- i0[3:0] --> INV3[RTL_INV]
    INV3 -- o[3:0] --> Out3[Out_3[3:0]]
    
    A -- i0[3:0] --> INV4[RTL_INV]
    INV4 -- o[3:0] --> Out4[Out_4[3:0]]
  
```

- [illegible]


- [illegible]

## 5.3 Bypass, Equality and SLT OperationsTop Module:

### 4.3.1 Bypass, Equality and SLT Operations Block:



### 4.3.2 Bypass, Equality and SLT Operations Top Module Block:



- This Module When Sel = 00, Output → A  
 , When Sel = 01, Output → B  
 , When Sel = 10, Output → 1 if (A==B) and 0 otherwise.  
 And when Sel = 11, Output → 1 if (A<B) and 0 otherwise.

- Test Bench Simulation:

	Mag	
A	4d15	1 2 4 8 12 10 15 3 6 9 7 0
B	4d15	8 4 2 1 3 5 0 12 9 2 4 0
Sel	2d3	0 1 2 3 10 0 3 9 8 4 1 2 4 8 12 10 15 3 6 9 7 4 7 3 15
Out	4d0	0 1 2 3
error_count	32d0	1 2 4 8 12 10 15 3 6 9 7 1 2 4 8 12 10 15 3 6 9 7 1 0 1 0 1 0 1 0 1 0 1
		0


- [illegible]

[illegible]

	Mags																												
A	4b0000																												
B	4b1000																												
C	3d1100																												
D	Out																												
E	error_count																												

## 5.5 Logic & Logical Shift Unit Top Module:


- Schematic:



- This Module Works according to the Selectors table which is in the beginning of the report as you have five selectors here → you will enter Sel[4:0] and Sel[5] isn't found here because it is constant for all Logic& Logical Shift operations, so we use it to select between Arithmetic& Arithmetical Shift Unit and Logic& Logical Shift unit because Sel[5] for the first is 0 and for the second is 1 .


## 6. Simulation & Testing for the whole System:

### • Schematic:




### Waveform Snippets for the whole System:


- When Sel = 000000 and when 000001 and when 000010 and when 000011 (Adder Top Module)



- When Sel = 000100 and when 000101 (Multiplication Top Module)




- When Sel = 001100 and when 001101 (Division Top Module)






- When Sel = 010100 and when 010101 (Parity Checker Top Module)




- When Sel = 001010 and when 001111 and when 011011 and when 011111 (Arithmetic Shifter Top Module)




- When Sel = 010000 and when 010001 (Reverser Top Module)




- When Sel = 011100 and when 011101 (Incrementer Top Module)




- When Sel = 011000 and when 011001 (Decrementer Top Module)




- When Sel = 100000 and when 100001 and when 100010 and when 100011 (AND\_OR\_XOR\_XNOR operations Block Top Module)




- When Sel = 101100 and when 101101 and when 101110 and when 101111 (NAND\_NOR\_Complement operations Block Top Module)

















- When Sel = 110000 and when 110001 and when 110010 and when 110011 (Bypass\_Equality\_SLT operations Block Top Module)



- When Sel = 111000 and when 111001 and when 111010 and when 111011 and when 111100 and when 111101 and when 111110 and when 111111 (Logic Shift and Rotate operations Block Top Module)



	Msgs	
 A	4b0000	0101 1100 0001 0011 1010 1101 0001 0010 1000 0101 1100 0001 0011 1010 1101 0001 0010 1000 0101 1100 0001 0011 1010 1101 0001 0010 1000
 B	4b0000	0001 0010 0011 0100 1000 1010 1100 1110 1111 1000
 Sel	6b011001	111011 111100 111101
 Out	4b0001	0010 0100 0110 1000 0000 0100 1000 1100 1110 1010 0110 1000 1001 0101 1110 1000 0001 0100 1010 1001 0010 0110 0101 1011 0010 0100 0001
 carry_out	1b0	
 Negative_...	1b1	
 error_count	32b0000...	00000000000000000000000000000000

	Msgs	
 A	4b0000	0101 1100 0001 0011 1010 1101 0001 0010 1000 0101 1100 0001 0011 1010 1101 0001 0010 1000
 B	4b0000	1000 0001 0010 0011 0100 0101 1111 1001 0000 1000 0001 0010 0011 0100 0101 1111 1001 0000
 Sel	6b011001	111110 111111
 Out	4b0001	0100 1000 0001 1001 0010 1010 1111 1100 0000 0001 0010 0100 0110 1000 1010 1111 0011 0000
 carry_out	1b0	
 Negative_...	1b1	
 error_count	32b0000...	00000000000000000000000000000000