

MUX

```

ENTITY MUL4_1 IS
  Port ( Sel: in std_logic_vector (1 downto 0);
         a, b, c, d : in std_logic; -- Vector (3 downto 0);
         Y: out std_logic; -- Vector (3 downto 0);
  END ENTITY MUL4_1;
  
```

ARCHITECTURE rtl of mul\_4\_1 IS

BEGIN

With sel Select  
 Y <= a when "00";

b when "01";

c when "10";

d when "11";

→ END ARCHITECTURE rtl;

① ARCHITECTURE rtl of mul\_4\_1 IS

Begin

Process ( sel, a, b, c, d )

begin

if ( sel = "00" ) then

Y <= a;

else if ( sel = "01" ) then

Y <= b;

else if ( sel = "10" ) then

Y <= c;


else

Y <= d;

end if;

end process;

end ARCHITECTURE rtl;



ARCHITECTURE rtl of mul4-1 is  
BEGIN

Process1 sel, a, b, c, d)

begin

case sel is

When "00" =>  $y \leftarrow a$ ;

When "01" =>  $y \leftarrow b$ ;

When "10" =>  $y \leftarrow c$ ;

When "11" =>  $y \leftarrow d$ ;

end case;

end process;

END ARCHITECTURE rtl;

MUX 7-1

MUX 9-1