



Sheet 02 Answers

References
Shefaa Sections

Computer Architecture

**No Excellence
Just Pass**

$$2] \text{ Virtual memory} = 2^{10}$$

$$\text{Physical memory} = 2^8$$

$$n. \text{ Pages} = 2^{10} / 2^4 = 2^6$$

$$n. \text{ Frames} = 2^8 / 2^4 = 2^4$$

$$\rightarrow \text{Virtual address} = 10 \text{ bits}$$

$$\rightarrow \text{Physical address} = 8 \text{ bits}$$

$$\rightarrow \text{Page bits} = 6 \text{ bits}$$

$$\rightarrow \text{Frame bits} = 8 \text{ bits}$$

$$a) n. \text{ pages in Virtual} = 2^6 = 64 \text{ page}$$

$$b) n. \text{ frames in physical} = 2^4 = 16 \text{ frame}$$

$$c) n. \text{ entries in page table} = n. \text{ frames} = 16 \text{ entry}$$

$$3] \text{ 2-way set associative cache}$$

$$\text{Cache Block} = 8 = 2^3 \text{ byte}$$

$$n. \text{ sets} = 2^1$$

$$\text{Main memory size} = 2^2 * 2^4 = 2^6$$

$$n. \text{ frames} = 2^2$$

$$\rightarrow \text{Set} = 2 \text{ blocks}$$

$$\rightarrow \text{offset} = 3 \text{ bit}$$

$$\rightarrow \text{set} = 1 \text{ bit}$$

$$\rightarrow \text{physical address} = 6 \text{ bit}$$

$$\rightarrow \text{Frame} = 2 \text{ bits}$$

$$\text{Virtual memory size} = 2^3 * 2^4 = 2^7$$

$$n. \text{ pages} = 2^3$$

$$\rightarrow \text{Virtual address} = 7 \text{ bit}$$

$$\rightarrow \text{Page} = 3 \text{ bits}$$

3	4	2	4	2	1	3
Page	offset	Frame	offset	Tag	Set	offset

Virtual address Physical address = Cache address

$$a) n. \text{ bits for virtual address} = 7$$

$$b) n. \text{ bits for physical address} = 6$$

③ $0x12 \rightarrow$ Virtual address $\rightarrow 0010010$
 \rightarrow located in page 1 and frame 0 "From page table"
 \rightarrow physical address $\rightarrow 000010$
 replace page bits with frame 0 bits.

④ $0x06 \rightarrow$ Virtual address $\rightarrow 0x36 \rightarrow$ physical address
 $0x36 \rightarrow 110110 \rightarrow$ Tag, Set, offset
 \rightarrow located in Set 0 after overwriting on Block (I)
 \rightarrow located in frame 3, offset 6

⑤ $0x19 \rightarrow$ Virtual address
 \rightarrow Located in Frame 0
 \rightarrow physical address $\rightarrow 001001$

Data accessing: After CPU generates a virtual address, it knows its location in virtual memory. Then check for frame in TLB, if miss, it goes to page table and check there. if miss, it is a page fault and get the data from ~~main~~ virtual memory to free frame in main memory, or evict frame when it's full. then copy ~~at~~ physical address Block to cache.

The previous process occurs when Data in cache is missed.

4] No, Because TLB is smaller than page table in size, and it stores the most recent paging of virtual pages to physical. so when TLB miss, it maybe hit in page table.

* TLB stores only a subset of page table *