

```
O a. library ieee;
       use ieee.std_logic_1164.all;
       use ieee.std_logic_arith.all;
       entity circuit_1 is
       port (x,y,z,clk,rst: in std_logic;
       dout: out std_logic);
       end entity circuit_1;
       architecture rtl of circuit_1 is
       signal q,n,m,din :std_logic;
       begin
       process (clk,rst)
       begin
       if (rst = '1')then
       q <= '0';
       elsif (rising_edge(clk)) then
       n \le x AND y;
       m \le y \ OR \ z;
       din <= n XOR m;</pre>
       q <= din;
       end if;
       end process;
       end rtl;
```

end process;

end rtl;

```
√d. library ieee;

       use ieee.std_logic_1164.all;
       use ieee.std_logic_arith.all;
       entity circuit_1 is
       port (x,y,z,clk,rst: in std_logic;
       dout: out std_logic);
       end entity circuit_1;
       architecture rtl of circuit_1 is
        signal q :std_logic;
       begin
       process (clk,rst)
       variable n,m,din :std_logic;
       begin
       if (rst = '1')then
       q <= '0';
       elsif (rising_edge(clk)) then
       n := x AND y;
       m := y OR z;
       din := n XOR m;
       q <= din;
       end if;
       end process;
       end rtl;
```

Which of the following can't be declared in an architecture directly?
O a. Constant
○ b. Signal
O c. Bit_Vector
⊙ d. Variable
How many types of resets are there in hardware design?
O a. One
O b. Three
C. Two
O d. Four

Which of the following is correct syntax for entity declaration? O a. **ENTITY** entity\_name PORT port\_name (signal\_names : signal\_modes; signal\_names: signal\_modes); **END ENTITY**; O b. **ENTITY** entity\_name **IS PORT** port\_name ( signal\_names : signal\_modes signal\_type; signal\_names : signal\_modes signal\_type); END entity\_name; ○ c. **ENTITY** entity\_name **IS** PORT( signal\_names : signal\_modes; signal\_names : signal\_modes); END entity\_name; O d. **ENTITY** entity\_name PORT( signal\_names : signal\_modes;

signal names : signal modes):

# During synthesis, a variable infers \_\_\_\_\_ a. Flip flop <--- Signal b. Wire c. Register d. Variables are not synthesizable Why we needed HDLs (Hardware Description Languages) while having many traditional Programming languages?

Why we needed HDLs (Hardware Description Languages) while having many traditional Programming languages?
a. Traditional programming languages are complex
b. Some characteristics of digital hardware couldn't be captured by traditional languages
c. HDLs are complementary to traditional programming languages to complete the design process
d. HDLs offer more complexity than traditional programming languages.

# Which of the following is not defined by the entity? O a. Names of signal o b. Behavior of the signals O c. Direction of any signal O d. Different ports Clear my choice Why do we need to define clock signal in the sensitivity list of the process? O a. To trigger the statement as soon as there is some event on input $^{\circ}$ b. To trigger the clock signal as soon as there is some event on input o. To trigger the statement as soon as there is some event on clock $^{\circ}$ d. To trigger the clock signal as soon as there is some event on output

What will be the output in the following code?

ARCHITECTURE my\_logic OF my\_design IS

#### **BEGIN**

PROCESS (a, b)

#### **BEGIN**

**IF** (a AND b = '1') **THEN** 

**ELSIF** (a OR b = '1') **THEN** 

#### **ELSE**

output <= '0';

# END IF;

**END PROCESS**;

**END** my\_logic;

- O a. 1
- O b. b
- o. a
- O d. 0

What is the difference between SIGNAL and VARIABLE?
O a. SIGNAL can be used for input or output whereas VARIABLE acts as intermediate signals
b. SIGNAL is global and VARIABLE is local to the process in which it is declared
C. The value of SIGNAL never varies whereas VARIABLE can change its value
O d. SIGNAL depends upon VARIABLE for various operations

# FPGA stands for...

- a. Field Programmable Gate Array
- O b. Field Program Gate Array
- O c. First programmable Gate Array
- O d. First Program Gate Array

The cells in a FPGA may contain registers, look-up tables and memory
● a. True
O b. False
Clear my choice
Which of the following circuit can't be described without using a process statement?
■ a. D flip-flop
○ b. Decoder
O c. Comparator
○ d. Multiplexer
Synchronous reset is a fast reset.
O a. True
<ul><li>b. False</li></ul>
Clear my choice

Which of the following sequential circuit doesn't need a clock signal?
○ a. Shift register
O b. Flip flop
O c. Asynchronous counter
d. Latch  Clear my choice
Clear my choice
If a user gets an error at the time which is "the IF statement is illegal" what could be the reason?
O a. Using IF statement without ELSE
O b. Using multiple ELSIF statements
C. Using IF statement in architecture body directly
O d. Using concurrent assignment in the IF
Clear my choice
cical my choice

Which of the following circuit can be used as parallel to serial converter?
○ a. Demultiplexer
O b. Decoder
C. Multiplexer
O d. Digital counter
VHDL is one of the programming languages
<ul><li>a. False</li></ul>
O b. True
Clear my choice

# How many errors in this code?

```
entity reg_par is
port (clk rst: in std_logic;
reg_in: in std_logic_vector(7 down_to 0);
reg_out: out std_logic_vector(7 downto 0)
end entity reg_par;
architecture rtl of reg_par is
begin
process (clk) yst
begin
if (rst = '1') then
reg_out <= "00000000";
elseif (rising_edge(clk)) then
reg_out <= reg_in;
end if;
end process;
end architecture rtl;
       None of All
```



Not yet answered

Marked out of 0.50

F Flag question

A user wants to implement a logic by using VHDL. In which he has inputs from two sensors which are smoke sensor and water level detector. If any input is high, he has to turn on the respective alarm. Which of the following is representing the correct code for the given logic?

#### Select one:

O a. a&c

ARCHITECTURE alarm control OF my home IS

BEGIN

PROCESS(smoke sensor, water sensor)

BEGIN

IF(smoke\_sensor = '1') THEN

fire\_alarm <= '0';

ELSE

fire\_alarm <= '1';

END IF:

IF(water\_sensor = '1') THEN

water\_alarm <= '1';

ELSE

Quiz navigation

TIME LEFT 0:20:50

11 12 13

15 16 17 18

Finish attempt ...

































Not yet answered

Marked out of 0.50

F Flag question

# FPGA stands for...

- O a. First Program Gate Array
- b. Field Programmable Gate Array
- O c. First programmable Gate Array
- O d. Field Program Gate Array

Not yet answered

Marked out of 0.50

Flag question

# Which of the following is a not a characteristics of combinational circuits?

#### Select one:

- O a. There is no storage element in combinational circuit
- O b. There is no use of clock signal in combinational circuits
- O c. The output of combinational circuit depends on present input
- d. The output of combinational circuit depends on previous output

Clear my choice

# QUESTION 15

Not yet answered

Marked out of 0.50

Flag question


# Sequential code can't be used to design combinational circuit.

#### Select one:

- a. False
- O b. True















Not yet answered

Marked out of 0.50

P Flag question

For using a process to implement combinational circuit, which signals should be in the sensitivity list?

#### Select one:

- O a. Output of the circuit
- O b. No signal should be in the sensitivity list
- O c. Both of the inputs and outputs
- d. Inputs of the circuit

Not yet answered

Marked out of 1.00

F Flag question

What is the correct code for a shift left register that can shift the input data by 3 bits?

```
O a. library ieee;
       use ieee.std_logic_1164.all;
       use ieee.std_logic_arith.all;
       entity reg par is
       port (clk, rst: in std_logic;
       reg_in: in std_logic_vector(7 downto 0);
       reg_out: out std_logic_vector(7 downto 0));
       end entity reg par;
       architecture rtl of reg par is
       signal reg_temp: std_logic_vector (7 downto 0);
       begin
       process (rst, clk)
       begin
       if (rst = '1') then
       reg_temp <= "00000000";
       elsif (rising edge(clk)) then
       reg_temp <= "111" & reg_temp (7 downto 3);
       end if;
       end process;
       reg_out <= reg_ temp;
       end architecture rtl;
O b. library ieee;
       use ieee.std_logic_1164.all;
```







use ieee.std\_logic\_arith.all;









Not yet answered

Marked out of 0.50

F Flag question

Difference between simulation tools and Synthesis tool is \_\_\_\_\_

#### Select one:

- O a. Simulators and Synthesis tools works exactly same
- b. Simulators are used to check the performance of circuit and Synthesis tools are for the fabrication of circuits
- c. Simulators are used just to check basic functionality of the circuit and Synthesis tools includes timing constraints and other factors along with simulation
- O d. Simulation finds the error in the code and Synthesis tool corrects the code

Not yet answered

Marked out of 0.50

F Flag question

# QUESTION 10

Not yet answered

Marked out of 0.50

F Flag question

# VHDL is one of the programming languages

- a. False
- O b. True

Clear my choice

# During synthesis, a variable infers \_\_\_\_\_

- O a. Flip flop
- b. Compantorial circuit
- O c. Variables are not synthesizable
- O d. Register

Not yet answered


Marked out of 0.50

→ Flag question

If only two bit vectors are allowed to use in the VHDL code, then how many number of multiplexers will be required to implement 4 to 1 Multiplexer?

#### Select one:

- O a. 4
- O b. 1
- c. 3



Not yet answered

Marked out of 0.50

Flag question

If the declarative part in the architecture of a half adder is as below

ARCHITECTURE OF my\_logic IS

BEGIN

 $y \le (a AND c) AND (b OR c);$ 

END ARCHITECTURE;

- O a. Data flow
- b. Structure
- O c. None of the mentioned
- O d. Behavior











Not yet answered

Marked out of 0.50

P Flag question

Which of the following sequential circuit doesn't need a clock signal?

O a. Asynchronous counter

O b. Flip flop

O c. Shift register

d. Latch

Not yet answered

Marked out of 0.50

F Flag question

# QUESTION 7

Not yet answered

Marked out of 0.50

P Flag question

# In which of the situations listed below would a designer use an FPGA?

#### Select one:



The system should be fast.

O b. Only few copies of the system will be produced and we have a limited budget to spend on all the components.

O c. The system should be as power efficient.

Which of the following circuit can be used as parallel to serial converter?

- O a. Demultiplexer
- Multiplexer
- Decoder
- O d. Digital counter













# TIME LEFT 0:03:47


#### QUESTION 16

Not yet answered

Marked out of 1.50

F Flag question

The number of errors in the following code is \_\_\_\_\_ library ieee; use ieee.std logic 1164.all; use ieee.std\_logic\_arith.all; entity mux4 1 is port (sel: in std\_logic\_vector (0 to)1); a, b, c, d: in std\_logic\_vector(7 downto 0); y: out std\_logic\_vector(7 downto 0); end entity mux4\_1; architecture rtl of mux4\_1 is begin process (sel) begin if (sel = ('00') then






















```
☐ a. ARCHITECTURE rtl of circuit_1 is
       BEGIN
       PROCESS ()
                     -- Here
       BEGIN
       END PROCESS;
\bigcirc b. ARCHITECTURE rtl of circuit_1 is
                     -- Here
       BEGIN
       PROCESS ()
```

**BEGIN** 

```
begin
if (rst = '1')then
q <= '0';
elsif (rising_edge(clk)) then
n := x & y;
m := y OR z;
din := n XOR m;
q <= din;
end if;
end process;
dout1 <= q;
dout2 <= din;
end rtl;
```

- O a. 3
- O b. 2
- O c. None of All
- O d. 4