

```
O a. library ieee;
       use ieee.std_logic_1164.all;
       use ieee.std_logic_arith.all;
       entity circuit_1 is
       port (x,y,z,clk,rst: in std_logic;
       dout: out std_logic);
       end entity circuit_1;
       architecture rtl of circuit_1 is
       signal q,n,m,din :std_logic;
       begin
       process (clk,rst)
       begin
       if (rst = '1')then
       q <= '0';
       elsif (rising_edge(clk)) then
       n \le x AND y;
       m \le y \ OR \ z;
       din <= n XOR m;</pre>
       q <= din;
       end if;
       end process;
       end rtl;
```

```
b. b&C
O C. library ieee;
       use ieee.std_logic_1164.all;
      use ieee.std_logic_arith.all;
      entity circuit_1 is
      port (x,y,z,clk,rst: in std_logic;
      dout: out std_logic);
       end entity circuit_1;
       architecture rtl of circuit_1 is
      signal q,n,m,din :std_logic;
      begin
       n \le x AND y;
      m <= y OR z;
      din <= n XOR m;</pre>
       process (clk,rst)
       begin
      if (rst = '1')then
      q <= '0';
      elsif (rising_edge(clk)) then
      q <= din;
      end if;
       end process;
       end rtl;
```

```
O d. library ieee;
       use ieee.std_logic_1164.all;
       use ieee.std_logic_arith.all;
       entity circuit_1 is
       port (x,y,z,clk,rst: in std_logic;
       dout: out std_logic);
       end entity circuit_1;
       architecture rtl of circuit_1 is
       signal q :std_logic;
       begin
       process (clk,rst)
       variable n,m,din :std_logic;
       begin
       if (rst = '1')then
       q <= '0';
       elsif (rising_edge(clk)) then
       n := x AND y;
       m := y OR z;
       din := n XOR m;
       q <= din;
       end if;
       end process;
       end rtl;
```

Which of the following can't be declared in an architecture directly?
O a. Constant
○ b. Signal
O c. Bit_Vector
⊙ d. Variable
How many types of resets are there in hardware design?
O a. One
O b. Three
C. Two
O d. Four

```
entity reg_par is
port (clk rst: in std_logic;
reg_in: in std_logic_vector(7 down to 0);
reg_out: out std_logic_vector(7 downto 0);
end entity reg_par;
architecture rtl of reg_par is
begin
process (clk)
begin
if (rst = '1') then
reg_out <= "00000000"
elseif (rising_edge(clk)) then
reg_out <= reg_in;
end if;
end process;
end architecture rtl;
 O a. None of All
O b. 3
```

Which of the following is correct syntax for entity declaration? O a. **ENTITY** entity_name PORT port_name (signal_names : signal_modes; signal_names: signal_modes); **END ENTITY**; O b. **ENTITY** entity_name **IS PORT** port_name (signal_names : signal_modes signal_type; signal_names : signal_modes signal_type); END entity_name; ○ c. **ENTITY** entity_name **IS** PORT(signal_names : signal_modes; signal_names : signal_modes); END entity_name; O d. **ENTITY** entity_name PORT(signal_names : signal_modes;

signal names : signal modes):

```
begin
if (rst = '1')then
q <= '0';
elsif (rising_edge(clk)) then
n := x & y;
m := y OR z;
din := n XOR m;
q <= din;
end if;
end process;
dout1 <= q;
dout2 <= din;</pre>
end rtl;
O a. 3
O b. 2
O c. None of All
O d. 4
```

		Dur	ing :	synthesis, a variable infers	
		0	a.	Flip flop	
		•	b.	Wire	
		0	C.	Register	
		0	d.	Variables are not synthesizable	
Wh	y w	e neede	ed HDI	Ls (Hardware Description Languages) while having many traditional Programming la	anguages?
0	a.	Traditi	ional p	programming languages are complex	
	b.	Some	chara	cteristics of digital hardware couldn't be captured by traditional languages	
0	c.	HDLs	are co	omplementary to traditional programming languages to complete the design proce	ess

 $\ \bigcirc$ d. $\ \$ HDLs offer more complexity than traditional programming languages.

the end of a westing a	part in the archited	4	adderie ee baleu
The herial allive		illice of a nail	anner is as neinw
tile acciaiante	part in the architec	tuic oi a man	addel is as below

ARCHITECTURE OF my_logic **IS**

BEGIN

 $y \le (a AND c) AND (b OR c);$

END ARCHITECTURE;

- O a. Behavior
- O b. None of All
- oc. Structure
- O d. Data flow

Which of the following is not defined by the entity? O a. Names of signal o b. Behavior of the signals O c. Direction of any signal O d. Different ports Clear my choice Why do we need to define clock signal in the sensitivity list of the process? O a. To trigger the statement as soon as there is some event on input $^{\circ}$ b. To trigger the clock signal as soon as there is some event on input o. To trigger the statement as soon as there is some event on clock $^{\circ}$ d. To trigger the clock signal as soon as there is some event on output

What will be the output in the following code? ARCHITECTURE my_logic OF my_design IS **BEGIN** a <= '1'; b <= '1'; PROCESS (a, b) **BEGIN IF** (a AND b = '1') **THEN** output <= a; **ELSIF** (a OR b = '1') **THEN** output <= b; **ELSE** output <= '0'; END IF; **END PROCESS**; **END** my_logic; O a. 1 O b. b oc. a

O d. 0

What is the difference between SIGNAL and VARIABLE?
O a. SIGNAL can be used for input or output whereas VARIABLE acts as intermediate signals
b. SIGNAL is global and VARIABLE is local to the process in which it is declared
C. The value of SIGNAL never varies whereas VARIABLE can change its value
O d. SIGNAL depends upon VARIABLE for various operations

FPGA stands for...

- a. Field Programmable Gate Array
- O b. Field Program Gate Array
- O c. First programmable Gate Array
- O d. First Program Gate Array

Clear my choice

```
☐ a. ARCHITECTURE rtl of circuit_1 is
       BEGIN
       PROCESS ()
                     -- Here
       BEGIN
       END PROCESS;
\bigcirc b. ARCHITECTURE rtl of circuit_1 is
                     -- Here
       BEGIN
       PROCESS ()
       BEGIN
```

The cells in a FPGA may contain registers, look-up tables and memory					
● a. True					
O b. False					
Clear my choice					
Which of the following circuit can't be described without using a process statement?					
■ a. D flip-flop					
○ b. Decoder					
O c. Comparator					
○ d. Multiplexer					
Synchronous reset is a fast reset.					
O a. True					
b. False					
Clear my choice					

Which of the following circuit can be used as parallel to serial converter?
O a. Demultiplexer
O b. Decoder
C. Multiplexer
O d. Digital counter
VHDL is one of the programming languages
a. False
O b. True
Clear my choice

Which of the following sequential circuit doesn't need a clock signal?
○ a. Shift register
O b. Flip flop
O c. Asynchronous counter
d. Latch Clear my choice
Clear my choice
If a user gets an error at the time which is "the IF statement is illegal" what could be the reason?
O a. Using IF statement without ELSE
O b. Using multiple ELSIF statements
C. Using IF statement in architecture body directly
O d. Using concurrent assignment in the IF
Clear my choice
cicul my choice