

☒ c. **ARCHITECTURE** alarm\_control **OF** my\_home **IS**

**BEGIN**

**PROCESS**(smoke\_sensor, water\_sensor)

**BEGIN**

**IF**(smoke\_sensor = '1') **THEN**

fire\_alarm <= '1';

**ELSE**

fire\_alarm <= '0';

**END IF;**

**IF**(water\_sensor = '1') **THEN**

water\_alarm <= '1';

**ELSE**

water\_alarm <= '0';

**END IF;**

**END PROCESS;**

**END** alarm\_control;

☐ d. **ARCHITECTURE** alarm\_control **OF** my\_home **IS**

**BEGIN**

**PROCESS**(smoke\_sensor, water\_sensor)

**BEGIN**

**IF**(smoke\_sensor = '1') **THEN**

fire\_alarm <= '1';

### QUESTION 11

Not yet answered

Marked out of 0.50

🚩 Flag question

FPGA stands for...

- ☐ a. First Program Gate Array
- ☒ b. Field Programmable Gate Array
- ☐ c. First programmable Gate Array
- ☐ d. Field Program Gate Array

[Clear my choice](#)

### QUESTION 8

Not yet answered

Marked out of 0.50

🚩 Flag question

For using a process to implement combinational circuit, which signals should be in the sensitivity [list](#)?

Select one:

- ☐ a. Output of the circuit
- ☐ b. No signal should be in the sensitivity [list](#)
- ☐ c. Both of the inputs and outputs
- ☒ d. Inputs of the circuit

[Clear my choice](#)

**QUESTION 3**

Not yet answered

Marked out of 1.00

Flag question

What is the correct code for a shift left register that can shift the input data by 3 bits?

- ☐ a. library ieee;  
use ieee.std\_logic\_1164.all;  
use ieee.std\_logic\_arith.all;  
entity reg\_par is  
port (clk, rst: in std\_logic;  
reg\_in: in std\_logic\_vector(7 downto 0);  
reg\_out: out std\_logic\_vector(7 downto 0));  
end entity reg\_par;  
architecture rtl of reg\_par is  
signal reg\_temp : std\_logic\_vector (7 downto 0);  
begin  
process (rst, clk)  
begin  
if (rst = '1') then  
reg\_temp <= "00000000";  
elsif (rising\_edge(clk)) then  
reg\_temp <= "111" & reg\_temp (7 downto 3);  
end if;  
end process;  
reg\_out <= reg\_temp;  
end architecture rtl;
- ☐ b. library ieee;  
use ieee.std\_logic\_1164.all;  
use ieee.std\_logic\_arith.all;

#### QUESTION 4

Not yet answered

Marked out of 0.50

🚩 Flag question

Difference between simulation tools and Synthesis tool is \_\_\_\_\_

Select one:

- ☐ a. Simulators and Synthesis tools works exactly same
- ☐ b. Simulators are used to check the performance of circuit and Synthesis tools are for the fabrication of circuits
- ☒ c. Simulators are used just to check basic functionality of the circuit and Synthesis tools includes timing constraints and other factors along with simulation
- ☐ d. Simulation finds the error in the code and Synthesis tool corrects the code

[Clear my choice](#)

**END PROCESS;**

**END alarm control;**

- ☐ d. **ARCHITECTURE** alarm\_control **OF** my\_home **IS**

**BEGIN**

**PROCESS**(smoke\_sensor, water\_sensor)

**BEGIN**

**IF**(smoke\_sensor = '1') **THEN**

fire\_alarm <= '1';

**ELSE**

fire\_alarm <= '0';

**END IF;**

**IF**(water\_sensor = '1') **THEN**

water\_alarm <= '1';

**ELSE**

water\_alarm <= '0';

**END IF;**

**END PROCESS;**

**END alarm\_control;**

[Clear my choice](#)

END alarm\_control;

☒ c. **ARCHITECTURE** alarm\_control **OF** my\_home **IS**

**BEGIN**

**PROCESS**(smoke\_sensor, water\_sensor)

**BEGIN**

**IF**(smoke\_sensor = '1') **THEN**

fire\_alarm <= '1';

**ELSE**

fire\_alarm <= '0';

**END IF;**

**IF**(water\_sensor = '1') **THEN**

water\_alarm <= '1';

**ELSE**

water\_alarm <= '0';

**END IF;**

**END PROCESS;**

END alarm\_control;

☐ d. **ARCHITECTURE** alarm\_control **OF** my\_home **IS**

**BEGIN**

**PROCESS**(smoke\_sensor, water\_sensor)

**BEGIN**

### QUESTION 14

Not yet answered

Marked out of 0.50

🚩 Flag question

Which of the following is a not a characteristics of combinational circuits?

Select one:

- ☐ a. There is no storage element in combinational circuit
- ☐ b. There is no use of clock signal in combinational circuits
- ☐ c. The output of combinational circuit depends on present input
- ☒ d. The output of combinational circuit depends on previous output

[Clear my choice](#)

### QUESTION 15

Not yet answered

Marked out of 0.50

🚩 Flag question

Sequential code can't be used to design combinational circuit.

Select one:

- ☒ a. False
- ☐ b. True



🔍 Type here to search





### QUESTION 9

Not yet answered

Marked out of 0.50

🚩 Flag question

VHDL is one of the programming languages

- ☒ a. False
- ☐ b. True

[Clear my choice](#)

### QUESTION 10

Not yet answered

Marked out of 0.50

🚩 Flag question

During synthesis, a variable infers \_\_\_\_\_

- ☐ a. Flip flop
- ☒ b. Comportorial circuit
- ☐ c. Variables are not synthesizable
- ☐ d. Register

[Clear my choice](#)

### QUESTION 12

Not yet answered

Marked out of 0.50

🚩 Flag question

If only two bit vectors are allowed to use in the VHDL code, then how many number of multiplexers will be required to implement 4 to 1 Multiplexer?

Select one:

- ☐ a. 4
- ☐ b. 1
- ☒ c. 3
- ☐ d. 2

[Clear my choice](#)

### QUESTION 13

Not yet answered

Marked out of 0.50

Flag question

If the declarative part in the architecture of a half adder is as below

**ARCHITECTURE OF my\_logic IS**

**BEGIN**

$y \leq (a \text{ AND } c) \text{ AND } (b \text{ OR } c);$

**END ARCHITECTURE;**

- ☐ a. Data flow
- ☒ b. Structure
- ☐ c. None of the mentioned
- ☐ d. Behavior

[Clear my choice](#)



Type here to search



### QUESTION 6

Not yet answered

Marked out of 0.50

🚩 Flag question

In which of the situations listed below would a designer use an FPGA?

Select one:

- ☐ a. The system should be fast.
- ☐ b. Only few copies of the system will be produced and we have a limited budget to spend on all the components.
- ☐ c. The system should be as power efficient.

### QUESTION 7

Not yet answered

Marked out of 0.50

🚩 Flag question

Which of the following circuit can be used as parallel to serial converter?

- ☐ a. Demultiplexer
- ☒ b. Multiplexer
- ☐ c. Decoder
- ☐ d. Digital counter

[Clear my choice](#)



🔍 Type here to search



```
y <= a;  
  
elsif (sel = '01') then  
  
y <= b;  
  
elsif (sel = '10') then  
  
y <= c;  
  
else  
  
y <= d;  
  
end process  
  
end architecture rtl;
```

Select one:

- ☐ a. 5
- ☐ b. 3
- ☐ c. none of these
- ☒ d. 7

[Clear my choice](#)**QUESTION 17**

Which of the following represents the correct code for the following circuit?



Type here to search



21°C مشمس غالباً




FNG

11:06 AM  
12/5/2022

**QUESTION 16**

Not yet answered

Marked out of 1.50

 Flag question

The number of errors in the following code is \_\_\_\_\_

```
library ieee;  
  
use ieee.std_logic_1164.all;  
  
use ieee.std_logic_arith.all;  
  
entity mux4_1 is  
  
  port (sel: in std_logic_vector (0 to 1);  
        a, b, c, d: in std_logic_vector(7 downto 0);  
        y: out std_logic_vector(7 downto 0);  
  
  end entity mux4_1;  
  
  architecture rtl of mux4_1 is  
  
  begin  
  
    process (sel)  
  
    begin  
  
      if (sel = '00') then
```

**TIME LEFT 0:03:47****Quiz navigation**

1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18			

[Finish attempt ...](#)

```
process (sel)
begin
if (sel = '00') then
y <= a;
elsif (sel = '01') then
y <= b;
elsif (sel = '10') then
y <= c;
else
y <= d;
end process
end architecture rtl;
```

Select one:

- ☐ a. 5
- ☐ b. 3
- ☐ c. none of these
- ☒ d. 7

## QUESTION 2

Not yet answered

Marked out of 0.50

Flag question

Which of the following sequential circuit doesn't need a clock signal?

- ☐ a. Asynchronous counter
- ☐ b. Flip flop
- ☐ c. Shift register
- ☒ d. Latch

[Clear my choice](#)



**BEGIN**

**IF (a AND b = '1') THEN**

output <= a;

**ELSIF (a OR b = '1') THEN**

output <= b;

**ELSE**

output <= '0';

**END IF;**

**END PROCESS;**

**END my\_logic;**

- ☐ a. b
- ☐ b. 0
- ☒ c. a
- ☐ d. 1

[Clear my choice](#)

Next page

**QUESTION 5**

Not yet answered

Marked out of 0.50

Flag question

What will be the output in the following code?

**ARCHITECTURE my\_logic OF my\_design IS****BEGIN**

a &lt;= '1';

b &lt;= '1';

**PROCESS (a, b)****BEGIN****IF (a AND b = '1') THEN**

output &lt;= a;

**ELSIF (a OR b = '1') THEN**

output &lt;= b;

**ELSE**

output &lt;= '0';

**END IF;****END PROCESS;****END my\_logic;**☐ a. b☐ b. 0

TIME LEFT 0:20:50

## QUESTION 1

Not yet answered

Marked out of 0.50

Flag question

A user wants to implement a logic by using VHDL. In which he has inputs from two sensors which are smoke sensor and water level detector. If any input is high, he has to turn on the respective alarm. Which of the following is representing the correct code for the given logic?

Select one:

- ☐ a. a & c
- ☐ b. **ARCHITECTURE** alarm\_control **OF** my\_home **IS**

**BEGIN****PROCESS**(smoke\_sensor, water\_sensor)**BEGIN****IF**(smoke\_sensor = '1') **THEN**

fire\_alarm &lt;= '0';

**ELSE**

fire\_alarm &lt;= '1';

**END IF;****IF**(water\_sensor = '1') **THEN**

water\_alarm &lt;= '1';

**ELSE**

water\_alarm &lt;= '0';

## Quiz navigation

1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18			

[Finish attempt ...](#)