



## Shift register

>




- ① load data
- ② >> or <<




# Shift register

>



- ① load data
- ② >> or <<




hag<sub>-temp</sub> <= '0' & neg(3 down 1)


>>


hag<sub>-temp</sub> < neg(2 down to 0) & '0'

<<



Shift register






1


0

2




Shift register

>



load  $\begin{matrix} \rightarrow I' \\ \rightarrow I'' \end{matrix}$  ① load data  
② >> or <<





entity sh-reg is

```
port ( clk, rst, load: in std_logic;  
      din      : in std_logic_vector(7 downto 0);  
      dout     : out std_logic_vector(7 downto 0));  
end sh-reg;
```

architecture rtl of sh-reg is

```
signal reg-temp : std_logic_vector(7 downto 0);  
begin  
  process ( clk, rst )  
  begin
```

```
    if (rst = '1') then
```

```
      reg-temp <= (others => '0');
```

```
    elsif ( rising_edge( clk ) ) then
```

```
      if (load = '1') then
```

```
        reg-temp <= din;
```

```
      else
```

```
        reg-temp <= "00" & reg-temp(7 downto 2);
```

```
      end if;
```

```
    end if;  
  end process;  
end rtl;
```



```
entity sh_reg is
  Port ( clk, rst, load: in std_logic;
        din      : in std_logic_vector(7 downto 0);
        dout     : out std_logic_vector(7 downto 0));
end sh_reg;

architecture rtl of sh_reg is
  signal reg_temp : std_logic_vector(7 downto 0);
begin
  process (clk, rst)
  begin
```

```
    if (rst = '1') then
      reg_temp <= (others => '0');
    elsif (rising_edge(clk)) then
      if (load = '1') then
        reg_temp <= din;
      else
        reg_temp <= "00" & reg_temp(7 downto 2);
      end if;
    end if;
  end process;
end rtl;
```



entity sh-reg is

```
port ( clk, rst, load: in std_logic;  
      din : in std_logic_vector(7 downto 0);  
      dout : out std_logic_vector(7 downto 0));  
end sh-reg;
```

architecture rtl of sh-reg is  
signal reg\_tem : std\_logic\_vector(7 downto 0);

```
begin  
process ( clk, rst )  
begin
```

```
if (rst = '1') then
```

```
reg_tem <= (others = '0');
```

```
elsif ( rising_edge( clk ) ) then
```

```
if (load = '1') then
```

```
reg_tem <= din;
```

```
else
```

```
reg_tem <= "00" & reg_tem(7 downto 2);
```

```
end if;
```


```
end if;
```

```
end process;
```


```
end rtl;
```

load → shift → data


## Shift register



load "00" ① load data  
 "01" ② >>  
 "10" ③ <<



## Shift register



sh-r  
sh-l

load <= sh-r & sh-l;

entity sh-reg is

Port ( clk, rst : in std\_logic;

    din : in std\_logic\_vector(7 downto 0);  
    load : in std\_logic\_vector(1 downto 0);  
    dout : out std\_logic\_vector(7 downto 0);

end sh-reg;

architecture rtl of sh-reg is

    signal reg\_tem : std\_logic\_vector(7 downto 0);

    begin  
    process ( clk, rst )

    begin

    if (rst = '1') Then

        reg\_tem <= (others => '0');

    elsif ( rising\_edge( clk ) ) Then

        if (load = "00") Then

            reg\_tem <= din;

        elsif (load = "10") Then

            reg\_tem <= '0' & reg\_tem(7 downto 1);

        elsif (load = "01") Then

            reg\_tem <= reg\_tem(6 downto 0) & '0';

        end if;

    end if;  
    \*end process  
    dout <= reg\_tem;  
end rtl;

if ( Sh-r = '0' AND Sh-L = '0' )

sh-r  
sh-l

load <= sh-r & sh-l;

entity sh-reg is

Port ( clk, rst : in std\_logic;

    din : in std\_logic\_vector(7 downto 0);  
    load : in std\_logic;  
    dout : out std\_logic\_vector(7 downto 0);

end sh-reg;

architecture rtl of sh-reg is

    signal reg\_tem : std\_logic\_vector(7 downto 0);

begin  
    process ( clk, rst )  
    begin

if (rst = '1') then

    reg\_tem <= (others => '0');

elsif ( rising\_edge( clk ) ) then

    if (load = '0') then

        reg\_tem <= din;

    elsif (load = '1') then

        reg\_tem <= '0' & reg\_tem(7 downto 1);


    elsif (load = '01') then

        reg\_tem <= reg\_tem(6 downto 0) & '0';





end if;

end if;  
end process  
end if;  
end if;





## Shift register





Counter  
 timer

↳ Clock → Freq → 1Hz 2Hz  
 ↳ T → 1 sec 0.5 sec  

$$\frac{30 \text{ sec}}{0.5 \text{ sec}} = 60 \text{ clock cycle}$$

$$\text{Count}_{+emp} \leq \text{Step} + \text{Count}_{+emp}$$





entity Counter is


```
port (clk, rst : in std_logic;
      end_t : out std_logic;
      Count : out std_logic_vector (4 downto 0));
end Counter;
```

architecture rtl of Counter is  
 signal Count-temp : unsigned (4 downto 0);  
 begin

```
process (clk, rst)
  if (rst = '1') then
    Count-temp <= (others => '0');
```

```
  elsif (rising_edge (clk)) then
    Count-temp <= Count-temp + 1;
```

```
  end if;
end process;
Count <= std_logic_vector (Count-temp);
end_t <= '1' when Count-temp = 31 else '0';
```



entity Counter is

```
Port( clk, rst : in std_logic;
      end_t : out std_logic;
      Count : out std_logic_Vector (4 downto 0));
end Counter;
```

architecture rtl of Counter is  
 Signal Count\_temp : unsigned(4 downto 0);  
 begin  
 Process( clk, rst )  
 If( rst = '1' ) then  
 Count\_temp <= (others => '0');

```
elsif (rising_edge( clk )) then
```


```
Count_temp <= Count_temp + 1;
```

```
end if;
```

```
end process;
```

```
Count <= std_logic_Vector(Count_temp);
```

```
end_t <= '1' When Count_temp = 31 else '0';
```





250  
0 → 29


clock → freq → 1 Hz 2 Hz  
 T → 1 sec 0.5 sec  

$$\frac{30 \text{ sec}}{0.5 \text{ sec}} = 60 \text{ clock cycle}$$

$$\text{Count}_{+temp} \leq \text{Step} + \text{Count}_{+temp}$$







entity Counter is

Port( clk, rst : in std\_logic ;  
end + out : out std\_logic ;  
Count : out std\_logic\_Vector ( 4 downto 0 ) ;

end Counter ;

architecture rtl of Counter is

Signal Count-temp : unsigned ( 4 downto 0 ) ;  
begin

Process ( clk, rst

IF ( rst = '1' ) Then

Count-temp <= ( others => '0' ) ;

→ elsif ( rising\_edge ( clk ) ) Then

① Count-temp <= Count-temp + 1 ;

② IF ( Count-temp = 29 ) Then  
Count-temp <= ( others => '0' ) ;  
end if ;

end process ;

Count <= std\_logic\_Vector ( Count-temp ) ;

end + <= '1' When Count-temp = 31 else '0' ;

Counter

timer

clock  $\rightarrow n$

$$\frac{30 \text{ sec}}{0.51 \text{ Sec}} = f_0$$

$2^{30}$   
 $0 \rightarrow 29$

