El-Shorouk Academy	he Higher Institute of Engineering			
Communication and Computer Department				
First Semester 2020/2021 Third Year				
Course Name: Electronic circuits design using compu	iter Course Code : CCE 317			
Dr. Fatma Elfouly				

Solution of Sheet No.1

1- VHDL code for NAND gate

2- VHDL code for OR gate

Solution of Sheet No. 2

1- VHDL code for 4 to 1 multiplixer

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity mux4 1 is
port (sel: in std logic vector (1 downto 0);
a, b, c, d: in std logic;
y: out std logic);
end entity mux4 1;
architecture rtl of mux4 1 is
begin
with sel select
y \le a \text{ when "00",}
b when "01",
c when "10",
d when "11",
a when others;
end architecture rtl;
```

2- VHDL code for 8 to 1 multiplixer

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity mux8 1 is
port (sel: in std_logic_vector (2 downto 0);
a: in std logic vector(7 downto 0);
y: out std logic);
end entity mux8 1;
architecture rtl of mux8 1 is
begin
process (sel, a)
begin
if (sel = "000") then
y \le a(0);
elsif (sel = "001") then
y \le a(1);
elsif (sel = "010") then
y \le a(2);
elsif (sel = "011") then
y \le a(3);
elsif (sel = "100") then
y \le a(4);
elsif (sel = 101'') then
y \le a(5);
elsif (sel = "110") then
y \le a(6);
else
y \le a(7);
end if;
end process;
end architecture rtl;
```

Solution of Sheet No. 3

1- VHDL code for 2 to 4 decoder

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity decoder2_4 is
port (a: in std_logic_vector(1 downto 0);
y: out std_logic_vector(3 downto 0));
end entity decoder2_4;
architecture rtl of decoder2_4 is
begin
y <= "0001" when a = "00" else
"0010" when a = "01" else</pre>
```

```
"0100" when a = "010" else "1000"; end architecture rtl;
```

2- VHDL code for 3 to 8 decoder

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity decoder3 8 is
port (a: in std logic vector(2 downto 0);
y: out std logic vector(7 downto 0));
end entity decoder3 8;
architecture rtl of decoder3 8 is
begin
y \le "00000001" when a = "000" else
"00000010" when a = "001" else
"00000100" when a = "010" else
"00001000" when a = "011" else
"00010000" when a = "100" else
00100000 when a = 101 else
"01000000" when a = "110" else
"10000000" when a = "111" else
"00000001";
end architecture rtl;
```

Solution of Sheet No. 4

1- VHDL code for Latch

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity d latch is
port (d, en: in std logic;
q: out std logic);
end entity d latch;
architecture rtl of d latch is
begin
process (d, en)
begin
if (en = '1') then
q \ll d;
end if;
end process;
end architecture rtl;
```

2- VHDL code for D Flip-Flop

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity d_flip_flop is
port (d, clk, rst: in std logic;
q: out std logic);
end entity d_flip flop;
architecture rtl of d flip flop is
begin
process (rst, clk)
begin
if (rst = '1') then
q <= '0';
elsif (rising edge(clk)) then
q \ll d;
end if;
end process;
end architecture rtl;
```

3- VHDL code for 8 bit parallel register

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity reg_par is
port (clk, rst: in std logic;
reg in: in std logic vector(7 downto 0);
reg_out: out std_logic_vector(7 downto 0));
end entity reg_par;
architecture rtl of reg par is
begin
process (rst, clk)
begin
if (rst = '1') then
reg out <= "00000000";
elsif (rising edge(clk)) then
reg out <= reg in;
end if;
end process;
end architecture rtl;
```

Solution of Sheet No. 5

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity reg par shift is
port (clk, rst: in std logic;
shift right, shift left: in std logic;
reg in: in std logic vector(7 downto 0);
reg out: out std logic vector(7 downto 0));
end entity reg par shift;
architecture rtl of reg par shift is
signal shift control: std logic vector(1 downto 0);
signal reg temp: std logic vector(7 downto 0);
begin
shift control <= shift left & shift right;</pre>
process (rst, clk)
begin
if (rst = '1') then
reg temp <= (others => '0');
elsif (rising edge(clk)) then
case shift control is
when "00" \Rightarrow reg temp \Leftarrow reg in;
when "01" => reg temp <= '0' & reg temp (7 downto
1);
when "10" \Rightarrow reg temp \Leftarrow reg temp (6 downto 0) &
when others => reg temp <= reg temp; --can be
omitted
end case;
end if;
end process;
reg out <= reg temp;</pre>
end architecture rtl;
```

Solution of Sheet No. 6

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity binary_count is
port (clk, rst: in std_logic;
count_out: out std_logic_vector(3 downto 0));
end entity binary_count;
architecture rtl of binary_count is
signal count_temp: unsigned(3 downto 0);
begin
process (rst, clk)
begin
```

```
if (rst = '1') then
count_temp <= (others => '0');
elsif (rising_edge(clk)) then
count_temp <= count_temp + 1;
end if;
end process;
count_out <= std_logic_vector(count_temp);
end architecture rtl;</pre>
```

Solution of Sheet No. 7

1- VHDL code for half adder

2- VHDL code for half subtractor


3- VHDL code for full adder

```
architecture rtl of FA is begin sum <= A XOR B XOR c_{in}; c_{out} <= (A AND B) OR (B AND C_{in}) OR (A AND C_{in}); end architecture rtl;
```

4- VHDL code for full subtractor

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity FS is
port (A, B, b<sub>in</sub>: in std_logic;
        d, b: out std_logic);
end entity FS;
architecture rtl of FS is
begin
d <= A XOR B XOR b<sub>in</sub>;
b <= ((NOT(A) AND B) OR (B AND b<sub>in</sub>) OR (NOT(A) AND b<sub>in</sub>);
end architecture rtl;
```

Solution of Sheet No. 8



```
Count_4bits code:
```

```
ENTITY count 4bits IS
port(clk,en,rst: in std logic;
q: out std logic);
END count 4bits;
ARCHITECTURE rtl OF count 4bits IS
signal count sig: unsigned (3 downto 0);
BEGIN
process (rst,clk)
begin
if (rst='1') then
count sig <=(others=> '0');
elsif (rising edge (clk)) then
if (en='1') then
count sig <= count sig+1;</pre>
end if;
end if;
end process;
q \le count sig(0) and count sig(1) and count sig(2) and
count sig(3);
END rtl;
Count 2bits code:
ENTITY count 2bits IS
```

```
port(clk,en,rst: in std logic;
q: out std logic);
END count 2bits;
ARCHITECTURE rtl OF count 2bits IS
signal count sig: unsigned (1 downto 0);
BEGIN
process (rst,clk)
begin
if (rst='1') then
count sig <=(others=> '0');
elsif (rising edge (clk)) then
if (en='1') then
count sig <= count sig+1;</pre>
end if;
end if;
end process;
q <= count sig(0) and count sig(1);
END rtl;
```

TLC_FSM:

