

(clk' event and clk = '1')

entity D_FF is

Port (din, clk, rst : in std_logic;

dout : out std_logic);
end D_FF;

architecture rtl of D_FF is
begin

process (clk)

begin

① → If (rising_edge(clk)) Then | end if;
② → If (rst = '1') Then | end process;
dout <= '0'; | end rtl;

else
dout <= din;
end if;

(clk' event and clk = '1')

entity D_FF is

Port (din, clk, rst : in std_logic;
dout : out std_logic);

end D_FF;

architecture rtl of D_FF is
begin

process (clk)

begin

① → If (rising_edge(clk)) Then

② → If (rst = '1') Then
dout <= '0';

else

dout <= din;
endif;

end if;
end process;
end rtl;

(clk' event and clk = '1')

```
entity D_FF is  
  Port (din, clk, rst : in std_logic;  
        dout : out std_logic);  
end D_FF;
```


architecture rtl of D_FF is
begin


```
  process (clk, rst)  
  begin
```

```
    if (rst = '1') then  
      dout <= '0';
```


```
    elsif (rising_edge(clk)) then  
      dout <= din;
```

```
    end if;  
  end process;  
end rtl;
```





Circuit (1)




11.

```

entity Cir_1 is
  Port (x, rst, clk : in std_logic;
        q : out std_logic);
end Cir_1;

architecture rtl of Cir_1 is
  Signal y, f : std_logic;
begin
  process (clk, rst)
  begin
    if (rst = '1') then
      q <= '0';
      y <= '0';
      f <= '0';
    elsif (rising_edge(clk)) then
      f <= x;
      y <= f or
      c <= y;
    end if;
  end process;
end rtl;

```



Cir-2

```

entity Cir_1 is
  Port (x, rst, clk : in std_logic;
        q : out std_logic);
end Cir_1 ;

architecture rtl of Cir_1 is
  Signal f : std_logic;
begin
  process (clk, rst)
    variable y : std_logic;
  begin
    if (rst = '1') then
      q <= '0';
      y <= '0';
    else
      if (rising_edge(clk)) then
        f <= x;
        y <= f;
        c <= y;
      end if;
    end if;
  end process;
end rtl;

```

