ARCHITECTURE rel of muly 1 is MUX Begin -> Process(sel, a, b, c, d) ENTITY MULYL1 is Port (Sel: in Std_logic_ Vector (I down to o); a,b,c,d: in Std-logic; (Vector (3 downto o)) begin pip(sel="os")then Y: out std - Logid; (- Vecto (3 downt- o); y <= a; END ENTITY MULY-1. els if (sel="i) the ARCHITECTURE rtl of mul-4_1 IS Y <= b; 4X1 elsip (sel="15") they BEGIN With sel 4 C= C; Sclect 4=27 Y <= a when "oo"; Aux 4-1 else b When "o1" Y <= di send if; C when "100 => end process; end ARCHITECTUR & rtl; d when "(i)i"; END ARCHITECTUR YEI;

```
ARCHITECTURE rtl of muly_1 15
 BEGIN
 Process ( sel, a, b, c,d)
begin
Case sel is
When "00" => Y <= a.
When " o 1" = > Y <= b ;
When "10" => Y <= c;
when "11" => Y <= d;
end Case;
end process;
END ARCHITECTURE MI.
```

MUX 7-1 MUX 9-1