
## Shift Register

Dr. Fatma Elfouly



## Shift Register

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity reg_par_shift is
port (clk, rst, load: in std_logic;
din: in std_logic_vector(7 downto 0);
dout:out std_logic_vector(7 downto 0));
end entity reg_par_shift;
architecture rtl of reg_par_shift is
signal d_temp: std_logic_vector(7 downto 0);
begin
process (rst, clk)
begin
if (rst = '1') then
d_{temp} \le (others => '0');
elsif (rising_edge(clk)) then
If (load = '1') then
d_temp <= din;</pre>
else
d_{temp} \le 0' \& d_{temp}(7 \text{ downto } 1);
end if:
end if;
end process;
dout <= d_temp;</pre>
end architecture rtl;
```

## Shift Register

- library ieee;
- use ieee.std\_logic\_1164.all;
- use ieee.std\_logic\_arith.all;
- entity reg\_par\_shift is
- port (clk, rst: in std\_logic;
- load : in std\_logic\_vector(1 downto 0);
- din: in std\_logic\_vector(7 downto 0);
- dout:out std\_logic\_vector(7 downto 0));
- end entity reg\_par\_shift;
- architecture rtl of reg\_par\_shift is
- signal d\_temp: std\_logic\_vector(7 downto 0);
- begin
- process (rst, clk)
- begin
- if (rst = '1') then
- d\_temp <= (others => '0');
- elsif (rising\_edge(clk)) then
- If (load ="00") then
- reg\_temp <= din;</pre>
- elsif(load="01") then
- d\_temp <= '0' & d\_temp(7 downto 1);</pre>
- elsif(load ="10") then
- d\_temp <= 'd\_temp(6 downto 0)&'0';</pre>
- end if;
- end if;
- end process;
- dout <= d\_temp;</pre>
- end architecture rtl;