

Sequential circuits must use sequential statements ^{inside} its architecture.

Sequential statements: if else and Switch Case.

Latches:

It used to store signal "1-bit".


It doesn't have CLK or Reset.

It has Control signal called "Load", which determine latch's behaviour.

When load is:

(a) High \rightarrow $dout \leftarrow din$


(b) Low \rightarrow $dout \leftarrow$ last stored value.



In the code, we use if without else statement, to latch value.



* Latch a value: means to keep this value stored until next Trigger



entity latch is

Port(din, load: in std_logic;
dout : out std_logic);

end entity latch;

architecture rtl of latch is

begin

Process(din, load)

begin

if (load = '1') then

dout \leftarrow din;

end if;

end process;


end rtl;


Flip Flops: "D-Flip Flop"

It used to store signal "1-bit".

It has reset and clock (CLK).

CLK has two modes:

a. Rising edge. 

b. Falling edge. 

Reset has two modes:

Hardware \approx Push Button

a. Synchronous

In Sync with CLK

Priority: CLK \rightarrow Reset

First, check for CLK's rising edge, then check Reset:

a. Reset = High \rightarrow q = initial value.

b. Reset = Low \rightarrow q = din.

b. Asynchronous:

Priority: Reset \rightarrow CLK

First, check for Reset:

a. Reset = High \rightarrow q = initial value.

b. Reset = Low \rightarrow check for CLK's

CLK's rising edge \rightarrow q = din

* Change in sequential circuit O/P depends on CLK.

\hookrightarrow Out changes at the moment of CLK's rising edge and stay fixed between two rising edges.

Reset active high: Reset = 1 \rightarrow change in O/P

" " low: Reset = 0 \rightarrow change in O/P

notes Any statement typed inside a process which it's sensitivity list contains clk only or clk with reset, it translated in hardware to,

① Flip Flop if input is signal "1-bit".

② Register if input is bus "n-bits".

VHDL

D Flip Flop Code with Synchronous reset:

entity d_Flip_Flop is

Port(din, clk, rst: in std_logic;
~~data~~ q: out std_logic);

end entity d_Flip_Flop;

architecture rtl of d_Flip_Flop is

begin

process(clk)

begin

if (rising_edge(clk)) then

if (rst = '1') then

q <= '0';

else


q <= din;

end if;

end if;

end process;

end rtl;



D-Flip Flop VHDL Code with Asynchronous reset :-

entity d_Flip_Flop is

Port (din, rst, clk : in std_logic;

~~data~~ q : out std_logic);

end entity d_Flip_Flop;

architecture rtl of d_Flip_Flop is

begin

process (rst, clk)

begin

if (rst = '1') then

q <= '0';

elsif (rising_edge(clk)) then

q <= din;

end if;

end process;

end rtl;

entity circuit 1 is

Diagram:-

The diagram illustrates a D flip-flop circuit. It consists of an OR gate with inputs x and y , and output din . The output din is connected to the D input of a D flip-flop (DFF) block. The DFF block also has a rst (reset) input and a clk (clock) input. The output of the DFF is labeled q .

end entity circuit 1;

Circuit 1

Process (clk, rst)

begin

if ($v_{st} = 1$) then

$$q \leq 10^1;$$

elseif (rising_edge(clk)) then

~~XXXXXXXXXXXX~~

$$\text{lin} z = x \text{ XOR } y;$$
$$q_r \leq \dim;$$

```
endif;
```

end processor;

```
end rtl;
```

* Variable: sequential و Comparativer على أساس الـ O/P
تباع الـ Comparativer أفضل من الـ sequential.