Multiplier 101101000-26 0 0 0 6 0 [

20000000000 1111010 entity Mult-46it is Port(X, y :in std-logic\_vector(3 downto o); result : out std\_logic\_vector (7 downto o)); and Mult- ubit; architecture rtl of Mult-46it is signal VI; Unsigned (3 downto o); Signal Vz ; un signed (4 doonts .); Signal raise unsigned (5 dounts s);

Signal ru i unsigned (6 closults s);

Egin raise unsigned (7 conts s); rs <= v, +(,' & rz); r6 <= r3 + (0/8 r4); 16<= 45 + 46; ri <= unsigned(x) when y(0) = 1' else (others=>'o'); result = Std legic Nector (Ko); 15 ( - ( UNSigned (x) & 'o' ) When y(1) = 1' & se (others = 2:1) Muse 13 <= (Unsigned(x) & voo") When y(z)=1, else (others=>0);
the <= (Unsigned(x) & voo") When y(z)=1, else (others=>0); 110000000