


hog <= 10' \ heg(3 down 1)

hog <- heg(2 down to 0) \ l'o' </

Shift regie Sdout الممسوحة ضوئيا بـ CamScanner

1.



Shiff register

```
Port (clk, rstpadin std-logic;

din in std-logic vector (7 downtoo);

end sh-reg;

architecture rtl of sh-reg;

signal rog-tem istd-logic vector (7 downtoo);

pracoss (clk, rst)

begin
```

```
If (rst=1') Then

hg_temp 2 = (others = 7'o');

elsif (rising_edge(c/k)) Tren

If (load = 1') Then


hog_temp < = din;

else

hog_temp <= "oo" { reg_temp (7 daints 2);

end if:

end if:
```



```
Port (clk, rst, load: in std-logic;

din :in std-logic vector (7 d-wntoo);

end sh-reg;

architecture rtl of sh-reg;

signal reg-tem; std-logic vector (7 downtoo);

begin

Pracoss (clk, rst)

Legin
```

```
If (rst=1) Then

hg_temp 2= (others=7'o');

elsif (rising_edge(c/K)) tren

If (load = 1') then

hog_temp <= din;


else

hog_temp <= "oo" { reg_temp (7 downto 2);

endil.

endil.

endil.
```



Shift register load "00"

(oad Lasher boshel; entity sharing is Port (clk, rst :in std - 109ic; dont in Std-legic Nector (7 downto o);

dont in Std-legic Nector (7 downto o); end sh-reg; architecture vtl of 5h-reg is signal reg-tem : Std-logic-tector (7 downto 0). Process (c/r, rst) Legin

If (rst=11) Then hg_temp L= (oThers = > 'o'); dont L= heg La elsif (rising -edge(c/K)) Tren lend ItL; IF (load = 00) Then hog temp < = din; esif (load = "10") Then red timb (= 10, & pod temb (1 gomme 1) 6/216 (load = 1,01,1) ILUN (101) { 101,1

15/1 Sh-T=10' AND Sh-L=10

(and 2-sh-1 & sh.l; entity sharing is Port (clk, rst :in std - logic; dont in std-logic vector (7 downtoo);

dont out std-logic vector (7 downtoo); end sh-neg; architecture vtl of 5h-reg :5 Signal reg_tem : Std_logic_tector(7 downto o) Process (c/r, rst) begin

If (rst=1') Then

My_temp Z = (oThers = 7'o'); dent Z = my

elsif (rising_edge(cK)) Then

If (load = oo') Then

My_temp Z = din;


elsif (load = "o") Then

My_temp (= 'o' & my_temp (7 downs 1))


My_temp Z = my (6 downs 0)

My_t

18 / Shot = W AND Show.



Counter Lo Clock > Great > 14x 24x 30 5ec = 30 Clock Cycle



Port(c|K, rst : in std-logic:

Count : out std-logic:

end counter:

architecture rtl of counter:

begin Process(c|K, rst)


IF(rst=11) then

Count temp = (others=10)

Count-temp <= Count-temp +1;

end if;
end process;
Count <= Std-logic -Vector(count-temp);

end-t <= 11. When Count-temp=31 else's;



entity Counter;

Port(c|K, rst; in std-logic;

Count out std-logic;

end counter;

architecture rtl of counter;

Signal count temp; busigned (4 downtoo);

Process (c|K, rst)

Process (c|K, rst)

Count temp (= (other.

Count-temp <= Count-temp +1;

end if;
end process;

Count <= 5td -logic - Vector (count temp);

end t <= 11. When Count temp = 31 e | 5e 'o';

Confer 30 Sec = 30 Clock Cycle (4)

entity counter is

Port(clk, rst in std-logic Count ; out std-logic;

end counter;

architecture rtl of counter is Signal Count temp : Un Signed (4 downtoo),

Process (CK, rs: 16(rst =11,) -the

Count femp <= (others=>'01);

Delsif (rising-edge (clk) - Then

O Count-temp (= Count-temp + 1; 2 If (Count-temp = 29) Then end if; end if; downto o)) end Process;

Count <= 5td-logic - Vector (count - temp); end -+ <= 11. When Count Femb = 31 6 26.0.

الممسوحة ضوئيا بـ CamScanner

Counter Lo Clock-11100 11101 60000