Subject:	Desc: / /
Registers	
Parallel Register is a Slip Slop. XVHDL Code of Register	but it takes input of n-bit. with Asynchronous ret.
entity reg is	tor (3 daysto 0); P-R +du
Port(din: in std-logic vec clk, vst: in std-logic;	tor (3 downto 0); CK
dout: out std_logic_vector(3 downto 0));	
end entity reg;	
architecture xtl of reg is	
begin	
process (rst, clk)	And the second s
begin if(rst=1) then	
	>0); A Tritial state
elsif (rising_edge	(CHK)) the
dout <= din;	(CITI) INCO
endis;	77. Kas
endprocess;	
end ytli	

Date: / / Subject:.... shift Registers :-@ shift right register. 25hift left register. shift register performs two operations. din shift dont 1) Load data 2) shift data and left wright We use Control signal, "load", to choose which operation will be performed. if load <='i' -- load data. if load <='o' = shift data. * shift right with n bits ~ divide by 2"

a shift left with n bits ~ multiply by 2" mode: in = internal (=) mode; out ex internal signal in assign operator "-". Signal which is defined as input; should be written in Left, and it Can't be in Right and the apposite for output signal. don't = dout (2 don'ts 0); So, we will use temp internal signal to be able to use value.

of output signal in the right. We can't use buffer mode because connected wher circuits OIP mode signal type = input part type. "mode".

Shift Right Register:-UHOL Code with Asynchronous 1st. dist entity right_shift_reg is Port (rst, Clk, load: in std-logic; din: in std-logic Vector (3 downtoo); load dout : out std-logic Vector (3 downtoo)); end entity right shift reg; architecture rtl of right. Shift veg is signal d-temp: std-logic-vector (3 downto 0); begin process (rst, clk) begin if(rst-11) then d-temp2=(others => '0'); clsif (Vising edge (CIK)) then if (load = 1') then & Read data operation. d-temp 2= din; else * Shift data oferation. d_temp <= 'o' & d_temp (3 downto 1); endif; end if; end process; dout <= d-temp; end architecture vtl;

Date: 7373 shift left Register. VHDL - Code with Asynchronous rst: - "shift 6 1 3bits" entity left-shift-reg is Port (rst, clk, load: in std-logic; din: in std logic vector (7 downto o); dont: out Ad logic vector (7downto 0)); end entity left shift-reg; architecture vtl of left shift veg is Signal d-temp: Std-logic vector (7 downto 0): process (Yst, Clk) begting if (Vst-11) then d temp 2= (others =>'0'); elsif (Vising edge (CK)) then if (load = 11) then d-temp 2= odlin; d temp <= d temp (4 downto 0) \$ "000"; end if; endif; end process; dout <= d temp; end architecture Itl;

doute-d-temp;

end architecture otl;