

# Xilinx Standalone Library Documentation

## *Standalone Library v7.6*

UG647 (v2021.2) October 13, 2021



# Table of Contents

<b>Chapter 1: Xilinx Hardware Abstraction Layer APIs.....</b>	<b>4</b>
Xilinx Hardware Abstraction Layer API.....	4
Assert APIs and Macros.....	4
Register I/O interfacing APIs.....	8
Hardware Platform Information.....	19
Basic Data types for Xilinx Software IP.....	21
Customized APIs for Memory Operations.....	21
Xilinx Software Status Codes.....	22
Test Utilities for Memory and Caches.....	22
 <b>Chapter 2: MicroBlaze Processor APIs.....</b>	 <b>32</b>
MicroBlaze Processor API.....	32
MicroBlaze Pseudo-asm Macros and Interrupt Handling APIs.....	32
MicroBlaze Exception APIs.....	34
MicroBlaze Cache APIs.....	36
MicroBlaze Processor FSL Macros.....	43
MicroBlaze PVR Access Routines and Macros.....	46
Sleep Routines for MicroBlaze Processor.....	50
 <b>Chapter 3: Arm Processor Common APIs.....</b>	 <b>52</b>
Arm Processor Exception Handling.....	52
 <b>Chapter 4: Arm Cortex-R5F Processor APIs.....</b>	 <b>59</b>
Arm Cortex-R5F Processor API.....	59
Arm Cortex-R5F Processor Boot Code.....	59
Arm Cortex-R5F Processor MPU specific APIs.....	60
Arm Cortex-R5F Processor Cache Functions.....	66
Arm Cortex-R5F Time Functions.....	73
Arm Cortex-R5F Event Counters Functions.....	75
Arm Cortex-R5F Processor Specific Include Files.....	80
Arm Cortex-R5F Peripheral Definitions.....	80

<b>Chapter 5: Arm Cortex-A9 Processor APIs.....</b>	<b>81</b>
Arm Cortex-A9 Processor API.....	81
Arm Cortex-A9 Processor Boot Code.....	81
Arm Cortex-A9 Processor Cache Functions.....	82
Arm Cortex-A9 Processor MMU Functions.....	101
Arm Cortex-A9 Time Functions.....	103
Arm Cortex-A9 Event Counter Function.....	105
PL310 L2 Event Counters Functions.....	106
Arm Cortex-A9 Processor and pl310 Errata Support.....	108
Arm Cortex-A9 Processor Specific Include Files.....	110
<b>Chapter 6: Arm Cortex-A53 32-bit Processor APIs.....</b>	<b>111</b>
Arm Cortex-A53 32-bit Processor API.....	111
Arm Cortex-A53 32-bit Processor Boot Code.....	111
Arm Cortex-A53 32-bit Processor Cache Functions.....	112
Arm Cortex-A53 32-bit Processor MMU Handling.....	119
Arm Cortex-A53 32-bit Mode Time Functions.....	121
Arm Cortex-A53 32-bit Processor Specific Include Files.....	122
<b>Chapter 7: Arm Cortex-A53 64-bit Processor APIs.....</b>	<b>123</b>
Arm Cortex-A53 64-bit Processor API.....	123
Arm Cortex-A53 64-bit Processor Boot Code.....	123
Arm Cortex-A53 64-bit Processor Cache Functions.....	125
Arm Cortex-A53 64-bit Processor MMU Handling.....	131
Arm Cortex-A53 64-bit Mode Time Functions.....	132
Arm Cortex-A53 64-bit Processor Specific Include Files.....	133
<b>Appendix A: Additional Resources and Legal Notices.....</b>	<b>135</b>
Xilinx Resources.....	135
Documentation Navigator and Design Hubs.....	135
Please Read: Important Legal Notices.....	136

# Xilinx Hardware Abstraction Layer APIs

---

## Xilinx Hardware Abstraction Layer API

---

### Assert APIs and Macros

*Table 1: Quick Function Reference*

Type	Name	Arguments
void	<a href="#">Xil_Assert</a>	const char8 * File s32 Line
void	<a href="#">Xil_AssertSetCallback</a>	Xil_AssertCallback Routine
void	<a href="#">XNullHandler</a>	void * NullParameter

## Functions

### *Xil\_Assert*

**Note:**

#### Prototype

```
void Xil_Assert(const char8 *File, s32 Line);
```

#### Parameters

Xil\_Assert

Table 2: Xil\_Assert Arguments

Name	Description
File	filename of the source
Line	linenumber within File

#### Returns

### *Xil\_AssertSetCallback*

**Note:**

#### Prototype

```
void Xil_AssertSetCallback(Xil_AssertCallback Routine);
```

#### Parameters

Xil\_AssertSetCallback

Table 3: Xil\_AssertSetCallback Arguments

Name	Description
Routine	callback to be invoked when an assert is taken

## Returns

## XNullHandler

**Note:**

## Prototype

```
void XNullHandler(void *NullParameter);
```

## Parameters

XNullHandler

Table 4: XNullHandler Arguments

Name	Description
NullParameter	arbitrary void pointer and not used.

## Returns

## Definitions

### #Define Xil\_AssertVoid

## Description

## Parameters

`Xil_AssertVoid`

Table 5: `Xil_AssertVoid` Arguments

Name	Description
Expression	expression to be evaluated. If it evaluates to false, the assert occurs.

## Returns

### ***#Define Xil\_AssertNonvoid***

## Description

## Parameters

`Xil_AssertNonvoid`

Table 6: `Xil_AssertNonvoid` Arguments

Name	Description
Expression	expression to be evaluated. If it evaluates to false, the assert occurs.

## Returns

### ***#Define Xil\_AssertVoidAlways***

## Description

Returns

***#Define Xil\_AssertNonvoidAlways***

Description

Returns

## Variables

***u32 Xil\_AssertStatus***

***s32 Xil\_AssertWait***



Table 7: Quick Function Reference (cont'd)

Type	Name	Arguments
INLINE void	<a href="#">Xil_Out16BE</a>	UINTPTR Addr u16 Value
INLINE void	<a href="#">Xil_Out32BE</a>	UINTPTR Addr u32 Value
INLINE u16	<a href="#">Xil_In16LE</a>	UINTPTR Addr
INLINE u32	<a href="#">Xil_In32LE</a>	UINTPTR Addr
INLINE void	<a href="#">Xil_Out16LE</a>	UINTPTR Addr u16 Value
INLINE void	<a href="#">Xil_Out32LE</a>	UINTPTR Addr u32 Value
INLINE u8	<a href="#">Xil_In8</a>	UINTPTR Addr
INLINE u16	<a href="#">Xil_In16</a>	UINTPTR Addr
INLINE u32	<a href="#">Xil_In32</a>	UINTPTR Addr
INLINE u64	<a href="#">Xil_In64</a>	UINTPTR Addr
INLINE void	<a href="#">Xil_Out8</a>	UINTPTR Addr u8 Value
INLINE void	<a href="#">Xil_Out16</a>	UINTPTR Addr u16 Value
INLINE void	<a href="#">Xil_Out32</a>	UINTPTR Addr u32 Value
INLINE void	<a href="#">Xil_Out64</a>	UINTPTR Addr u64 Value
INLINE int	<a href="#">Xil_SecureOut32</a>	UINTPTR Addr u32 Value
u16	<a href="#">Xil_EndianSwap16</a>	u16 Data

Table 7: Quick Function Reference (cont'd)

Type	Name	Arguments
u32	<a href="#">Xil_EndianSwap32</a>	u32 Data

## Functions

### *Xil\_In16BE*

#### Prototype

```
INLINE u16 Xil_In16BE(UINTPTR Addr);
```

#### Parameters

Xil\_In16BE

Table 8: Xil\_In16BE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.

#### Returns

### *Xil\_In32BE*

#### Prototype

```
INLINE u32 Xil_In32BE(UINTPTR Addr);
```

#### Parameters

Xil\_In32BE

Table 9: Xil\_In32BE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.

### Returns

## Xil\_Out16BE

### Prototype

```
INLINE void Xil_Out16BE(UINTPTR Addr, u16 Value);
```

### Parameters

Xil\_Out16BE

Table 10: Xil\_Out16BE Arguments

Name	Description
Addr	contains the address at which to perform the output operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byteswapped value is written to the address.

## Xil\_Out32BE

### Prototype

```
INLINE void Xil_Out32BE(UINTPTR Addr, u32 Value);
```

### Parameters

Xil\_Out32BE

Table 11: Xil\_Out32BE Arguments

Name	Description
Addr	contains the address at which to perform the output operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byteswapped value is written to the address.

## Xil\_In16LE

### Prototype

```
INLINE u16 Xil_In16LE(UINTPTR Addr)[static];
```

### Parameters

Xil\_In16LE

Table 12: Xil\_In16LE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.

### Returns

## Xil\_In32LE

### Prototype

```
INLINE u32 Xil_In32LE(UINTPTR Addr)[static];
```

### Parameters

Xil\_In32LE

Table 13: Xil\_In32LE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.

### Returns

## Xil\_Out16LE

### Prototype

```
INLINE void Xil_Out16LE(UINTPTR Addr, u16 Value)[static];
```

### Parameters

Xil\_Out16LE

Table 14: Xil\_Out16LE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byteswapped value is written to the address.

## Xil\_Out32LE

### Prototype

```
INLINE void Xil_Out32LE(UINTPTR Addr, u32 Value)[static];
```

### Parameters

Xil\_Out32LE

Table 15: Xil\_Out32LE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byteswapped value is written to the address

## Xil\_In8

### Prototype

```
INLINE u8 Xil_In8(UINTPTR Addr);
```

### Parameters

Xil\_In8

Table 16: Xil\_In8 Arguments

Name	Description
Addr	contains the address to perform the input operation

### Returns

## Xil\_In16

### Prototype

```
INLINE u16 Xil_In16(UINTPTR Addr);
```

### Parameters

Xil\_In16

Table 17: Xil\_In16 Arguments

Name	Description
Addr	contains the address to perform the input operation

## Returns

## Xil\_In32

### Prototype

```
INLINE u32 Xil_In32(UINTPTR Addr);
```

### Parameters

Xil\_In32

Table 18: Xil\_In32 Arguments

Name	Description
Addr	contains the address to perform the input operation

## Returns

## Xil\_In64

### Prototype

```
INLINE u64 Xil_In64(UINTPTR Addr);
```

### Parameters

Xil\_In64

Table 19: Xil\_In64 Arguments

Name	Description
Addr	contains the address to perform the input operation

## Returns

## Xil\_Out8

### Prototype

```
INLINE void Xil_Out8(UINTPTR Addr, u8 Value);
```

### Parameters

Xil\_Out8

Table 20: Xil\_Out8 Arguments

Name	Description
Addr	contains the address to perform the output operation
Value	contains the 8 bit Value to be written at the specified address.

## Returns

## Xil\_Out16

### Prototype

```
INLINE void Xil_Out16(UINTPTR Addr, u16 Value);
```

### Parameters

Xil\_Out16



Table 21: Xil\_Out16 Arguments

Name	Description
Addr	contains the address to perform the output operation
Value	contains the Value to be written at the specified address.

## Returns

## Xil\_Out32

### Prototype

```
INLINE void Xil_Out32(UINTPTR Addr, u32 Value);
```

### Parameters

Xil\_Out32

Table 22: Xil\_Out32 Arguments

Name	Description
Addr	contains the address to perform the output operation
Value	contains the 32 bit Value to be written at the specified address.

## Returns

## Xil\_Out64

### Prototype

```
INLINE void Xil_Out64(UINTPTR Addr, u64 Value);
```

### Parameters

Xil\_Out64

Table 23: Xil\_Out64 Arguments

Name	Description
Addr	contains the address to perform the output operation
Value	contains 64 bit Value to be written at the specified address.

## Returns

## Xil\_SecureOut32

### Prototype

```
INLINE int Xil_SecureOut32(UINTPTR Addr, u32 Value);
```

### Parameters

Xil\_SecureOut32

Table 24: Xil\_SecureOut32 Arguments

Name	Description
Addr	contains the address to perform the output operation
Value	contains 32 bit Value to be written at the specified address

## Returns

## Xil\_EndianSwap16

### Prototype

```
u16 Xil_EndianSwap16(u16 Data) INLINE __attribute__((always_inline));
```

## Parameters

`Xil_EndianSwap16`

Table 25: `Xil_EndianSwap16` Arguments

Name	Description
Data	16-bit value to be converted

## Returns

## `Xil_EndianSwap32`

## Prototype

```
u32 Xil_EndianSwap32(u32 Data) INLINE __attribute__((always_inline));
```

## Parameters

`Xil_EndianSwap32`

Table 26: `Xil_EndianSwap32` Arguments

Name	Description
Data	32-bit value to be converted

## Returns

# Hardware Platform Information

Table 27: Quick Function Reference

Type	Name	Arguments
u32	<a href="#">XGetPlatform_Info</a>	void
u32	<a href="#">XGet_Zynq_UltraMp_Platform_info</a>	void
u32	<a href="#">XGetPSVersion_Info</a>	void

## Functions

### ***XGetPlatform\_Info***

#### Prototype

```
u32 XGetPlatform_Info();
```

#### Returns

### ***XGet\_Zynq\_UltraMp\_Platform\_info***

#### Prototype

```
u32 XGet_Zynq_UltraMp_Platform_info();
```

#### Returns

### ***XGetPSVersion\_Info***

#### Prototype

```
u32 XGetPSVersion_Info();
```

## Returns

# Basic Data types for Xilinx Software IP

## Customized APIs for Memory Operations

Table 28: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_MemCpy</a>	void * dst const void * src u32 cnt

## Functions

### *Xil\_MemCpy*

#### Prototype

```
void Xil_MemCpy(void *dst, const void *src, u32 cnt);
```

#### Parameters

Xil\_MemCpy

Table 29: Xil\_MemCpy Arguments

Name	Description
dst	pointer pointing to destination memory
src	pointer pointing to source memory
cnt	32 bit length of bytes to be copied

## Definitions

***#Define XIL\_MEM\_H***

Description

---

## Xilinx Software Status Codes

---

## Test Utilities for Memory and Caches

```
location 1 = 0x00000001
location 2 = 0x00000002
...
```

```
location 1 = 0xFFFFFFFF
location 2 = 0xFFFFFFFFD
...
```



**CAUTION!** The tests are **DESTRUCTIVE**. Run before any initialized memory spaces have been set up. The address provided to the memory tests is not checked for validity except for the NULL case. It is possible to provide a code-space pointer for this test to start with and ultimately destroy executable code causing random failures.

**Note:**

Table 30: Quick Function Reference

Type	Name	Arguments
s32	<a href="#">Xil_TestMem32</a>	u32 * Addr u32 Words u32 Pattern u8 Subtest

Table 30: Quick Function Reference (cont'd)

Type	Name	Arguments
s32	<a href="#">Xil_TestMem16</a>	u16 * Addr u32 Words u16 Pattern u8 Subtest
s32	<a href="#">Xil_TestMem8</a>	u8 * Addr u32 Words u8 Pattern u8 Subtest
u32	<a href="#">RotateLeft</a>	u32 Input u8 Width
u32	<a href="#">RotateRight</a>	u32 Input u8 Width
s32	<a href="#">Xil_TestDCacheRange</a>	void
s32	<a href="#">Xil_TestDCacheAll</a>	void
s32	<a href="#">Xil_TestICacheRange</a>	void
s32	<a href="#">Xil_TestICacheAll</a>	void
s32	<a href="#">Xil_TestIO8</a>	u8 * Addr s32 Length u8 Value
s32	<a href="#">Xil_TestIO16</a>	u16 * Addr s32 Length u16 Value s32 Kind s32 Swap
s32	<a href="#">Xil_TestIO32</a>	u32 * Addr s32 Length u32 Value s32 Kind s32 Swap



## Functions

### *Xil\_TestMem32*

**Note:**

#### Prototype

```
s32 Xil_TestMem32(u32 *Addr, u32 Words, u32 Pattern, u8 Subtest);
```

#### Parameters

*Xil\_TestMem32*

*Table 31: Xil\_TestMem32 Arguments*

Name	Description
Addr	pointer to the region of memory to be tested.
Words	length of the block.
Pattern	constant used for the constant pattern test, if 0, 0xDEADBEEF is used.
Subtest	test type selected. See xil_testmem.h for possible values.

#### Returns

### *Xil\_TestMem16*

**Note:**

## Prototype

```
s32 Xil_TestMem16(u16 *Addr, u32 Words, u16 Pattern, u8 Subtest);
```

## Parameters

Xil\_TestMem16

Table 32: Xil\_TestMem16 Arguments

Name	Description
Addr	pointer to the region of memory to be tested.
Words	length of the block.
Pattern	constant used for the constant Pattern test, if 0, 0xDEADBEEF is used.
Subtest	type of test selected. See xil_testmem.h for possible values.

## Returns

## Xil\_TestMem8

**Note:**

## Prototype

```
s32 Xil_TestMem8(u8 *Addr, u32 Words, u8 Pattern, u8 Subtest);
```

## Parameters

Xil\_TestMem8

Table 33: Xil\_TestMem8 Arguments

Name	Description
Addr	pointer to the region of memory to be tested.
Words	length of the block.
Pattern	constant used for the constant pattern test, if 0, 0xDEADBEEF is used.
Subtest	type of test selected. See xil_testmem.h for possible values.

## Returns

## RotateLeft

### Prototype

```
u32 RotateLeft(u32 Input, u8 Width);
```

### Parameters

RotateLeft

Table 34: RotateLeft Arguments

Name	Description
Input	is value to be rotated to the left
Width	is the number of bits in the input data

## Returns

## RotateRight

### Prototype

```
u32 RotateRight(u32 Input, u8 Width);
```

### Parameters

RotateRight

Table 35: RotateRight Arguments

Name	Description
Input	value to be rotated to the right
Width	number of bits in the input data

**Returns*****Xil\_TestDCacheRange*****Prototype**

```
s32 Xil_TestDCacheRange(void);
```

**Returns*****Xil\_TestDCacheAll*****Prototype**

```
s32 Xil_TestDCacheAll(void);
```

**Returns*****Xil\_TestICacheRange*****Note:****Prototype**

```
s32 Xil_TestICacheRange(void);
```

## Returns

### ***Xil\_TestICacheAll***

**Note:**

## Prototype

```
s32 Xil_TestICacheAll(void);
```

## Returns

### ***Xil\_TestIO8***

## Prototype

```
s32 Xil_TestIO8(u8 *Addr, s32 Length, u8 Value);
```

## Parameters

Xil\_TestIO8

*Table 36: Xil\_TestIO8 Arguments*

Name	Description
Addr	a pointer to the region of memory to be tested.
Length	Length of the block.
Value	constant used for writing the memory.

## Returns

### ***Xil\_TestIO16***

## Prototype

```
s32 Xil_TestIO16(u16 *Addr, s32 Length, u16 Value, s32 Kind, s32 Swap);
```

## Parameters

Xil\_TestIO16

Table 37: Xil\_TestIO16 Arguments

Name	Description
Addr	a pointer to the region of memory to be tested.
Length	Length of the block.
Value	constant used for writing the memory.
Kind	Type of test. Acceptable values are: XIL_TESTIO_DEFAULT, XIL_TESTIO_LE, XIL_TESTIO_BE.
Swap	indicates whether to byte swap the read-in value.

## Returns

## XTtO

## Prototype

```
s32 Xil_TestIO32(u32 *Addr, s32 Length, u32 Value, s32 Kind, s32 Swap);
```

## Parameters

`Xil_TestIO32`

Table 38: `Xil_TestIO32` Arguments

Name	Description
Addr	a pointer to the region of memory to be tested.
Length	Length of the block.
Value	constant used for writing the memory.
Kind	type of test. Acceptable values are: <code>XIL_TESTIO_DEFAULT</code> , <code>XIL_TESTIO_LE</code> , <code>XIL_TESTIO_BE</code> .
Swap	indicates whether to byte swap the read-in value.

## Returns

# MicroBlaze Processor APIs

---

## MicroBlaze Processor API

---

### MicroBlaze Pseudo-asm Macros and Interrupt Handling APIs

`mb_interface.h`

Table 39: Quick Function Reference

Type	Name	Arguments
void	<a href="#">microblaze_register_handler</a>	XInterruptHandler Handler void * DataPtr
void	<a href="#">microblaze_register_exception_handler</a>	u32 ExceptionId Top void * DataPtr

## Functions

### ***microblaze\_register\_handler***



## Prototype

```
void microblaze_register_handler(XInterruptHandler Handler, void *DataPtr);
```

## Parameters

microblaze\_register\_handler

Table 40: microblaze\_register\_handler Arguments

Name	Description
Handler	Top level handler.
DataPtr	a reference to data that will be passed to the handler when it gets called.

## Returns

## microblaze\_register\_exception\_handler

## Prototype

```
void microblaze_register_exception_handler(u32 ExceptionId,
Xil_ExceptionHandler Handler, void *DataPtr);
```

## Parameters

microblaze\_register\_exception\_handler

Table 41: microblaze\_register\_exception\_handler Arguments

Name	Description
ExceptionId	is the id of the exception to register this handler for.
Top	level handler.
DataPtr	is a reference to data that will be passed to the handler when it gets called.

## Returns

# MicroBlaze Exception APIs

**Note:**

*Table 42: Quick Function Reference*

Type	Name	Arguments
void	<a href="#">Xil_ExceptionNullHandler</a>	void * Data
void	<a href="#">Xil_ExceptionInit</a>	void
void	<a href="#">Xil_ExceptionEnable</a>	void
void	<a href="#">Xil_ExceptionDisable</a>	void
void	<a href="#">Xil_ExceptionRegisterHandler</a>	u32 Id Xil_ExceptionHandler Handler void * Data
void	<a href="#">Xil_ExceptionRemoveHandler</a>	u32 Id

## Functions

### ***Xil\_ExceptionNullHandler***

### Prototype

```
void Xil_ExceptionNullHandler(void *Data);
```

### Parameters

`Xil_ExceptionNullHandler`

Table 43: **Xil\_ExceptionNullHandler Arguments**

Name	Description
Data	unused by this function.

## ***Xil\_ExceptionInit***

### Prototype

```
void Xil_ExceptionInit(void);
```

## ***Xil\_ExceptionEnable***

### Prototype

```
void Xil_ExceptionEnable(void);
```

## ***Xil\_ExceptionDisable***

### Prototype

```
void Xil_ExceptionDisable(void);
```

## ***Xil\_ExceptionRegisterHandler***

## Prototype

```
void Xil_ExceptionRegisterHandler(u32 Id, Xil_ExceptionHandler Handler,  
void *Data);
```

## Parameters

Xil\_ExceptionRegisterHandler

Table 46: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_DCacheDisable</a>	void
void	<a href="#">Xil_ICacheDisable</a>	void

## Functions

### ***Xil\_DCacheDisable***

#### Prototype

```
void Xil_DCacheDisable(void);
```

#### Returns

### ***Xil\_ICacheDisable***

#### Prototype

```
void Xil_ICacheDisable(void);
```

#### Returns

## Definitions

### ***#Define Xil\_L1DCacheInvalidate***

#### Description

**Note:**

## ***#Define Xil\_L2CacheInvalidate***

### **Description**

**Note:**

## ***#Define Xil\_L1DCacheInvalidateRange***

### **Description**

**Note:**

### **Parameters**

`Xil_L1DCacheInvalidateRange`

*Table 47: Xil\_L1DCacheInvalidateRange Arguments*

<b>Name</b>	<b>Description</b>
Addr	is address of range to be invalidated.
Len	is the length in bytes to be invalidated.

## ***#Define Xil\_L2CacheInvalidateRange***

### **Description**

**Note:**

## Parameters

`Xil_L2CacheInvalidateRange`

Table 48: `Xil_L2CacheInvalidateRange` Arguments

Name	Description
Addr	address of range to be invalidated.
Len	length in bytes to be invalidated.

## **`#Define Xil_L1DCacheFlushRange`**

### Description

## Parameters

`Xil_L1DCacheFlushRange`

Table 49: `Xil_L1DCacheFlushRange` Arguments

Name	Description
Addr	the starting address of the range to be flushed.
Len	length in byte to be flushed.

## **`#Define Xil_L2CacheFlushRange`**

### Description

## Parameters

`Xil_L2CacheFlushRange`

Table 50: `Xil_L2CacheFlushRange` Arguments

Name	Description
Addr	the starting address of the range to be flushed.

Table 50: Xil\_L2CacheFlushRange Arguments (cont'd)

Name	Description
Len	length in byte to be flushed.

## #Define Xil\_L1DCacheFlush

### Description

## #Define Xil\_L2CacheFlush

### Description

## #Define Xil\_L1ICacheInvalidateRange

### Description

### Parameters

Xil\_L1ICacheInvalidateRange

Table 51: Xil\_L1ICacheInvalidateRange Arguments

Name	Description
Addr	is address of range to be invalidated.
Len	is the length in bytes to be invalidated.

## #Define Xil\_L1ICacheInvalidate

### Description



***#Define Xil\_L1DCacheEnable*****Description**

Note:

***#Define Xil\_L1DCacheDisable*****Description**

Note:

***#Define Xil\_L1ICacheEnable*****Description**

Note:

***#Define Xil\_L1ICacheDisable*****Description**

Note:

***#Define Xil\_DCacheEnable*****Description*****#Define Xil\_ICacheEnable*****Description**

## ***#Define Xil\_DCacheInvalidate***

Description

## ***#Define Xil\_DCacheInvalidateRange***

Description

Table 53: **Xil\_DCacheFlushRange** Arguments

Name	Description
Addr	Start address of range to be flushed.
Len	Length of range to be flushed in bytes.

## ***#Define Xil\_ICacheInvalidate***

### **Description**

## Parameters

```
putfslx
```

Table 55: **putfslx** Arguments

Name	Description
val	variable to source data to put function
id	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags

## #Define tgetfslx

### Description

## Parameters

```
tgetfslx
```

Table 56: **tgetfslx** Arguments

Name	Description
val	variable to sink data from get function
id	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags

## #Define tputfslx

### Description

## Parameters

```
tputfslx
```

Table 57: **tputfslx** Arguments

Name	Description
id	FSL identifier
flags	valid FSL macro flags

## #Define getdfslx

### Description

### Parameters

```
getdfslx
```

Table 58: getdfslx Arguments

Name	Description
val	variable to sink data from getd function
var	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags

## #Define putdfslx

### Description

### Parameters

```
putdfslx
```

Table 59: putdfslx Arguments

Name	Description
val	variable to source data to putd function
var	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags

## #Define tgetdfslx

### Description

### Parameters

```
tgetdfslx
```

Table 60: tgetdfslx Arguments

Name	Description
val	variable to sink data from getd function
var	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags

## #Define tputdfslx

### Description

### Parameters

tputdfslx

Table 61: tputdfslx Arguments

Name	Description
var	FSL identifier
flags	valid FSL macro flags

# MicroBlaze PVR Access Routines and Macros

```
microblaze_get_pvr()
```

**Note:** pvr.h

Table 62: Quick Function Reference

Type	Name	Arguments
int	<a href="#">microblaze_get_pvr</a>	pvr-

## Functions

### *microblaze\_get\_pvr*

#### Prototype

```
int microblaze_get_pvr(pvr_t *pvr);
```

#### Parameters

`microblaze_get_pvr`

Table 63: *microblaze\_get\_pvr* Arguments

Name	Description
pvr-	address of PVR data structure to be populated

#### Returns

## Definitions

### *#Define MICROBLAZE\_PVR\_IS\_FULL*

#### Description

#### Parameters

`MICROBLAZE_PVR_IS_FULL`

Table 64: MICROBLAZE\_PVR\_IS\_FULL Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_BARREL

### Description

### Parameters

MICROBLAZE\_PVR\_USE\_BARREL

Table 65: MICROBLAZE\_PVR\_USE\_BARREL Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_DIV

### Description

### Parameters

MICROBLAZE\_PVR\_USE\_DIV

Table 66: MICROBLAZE\_PVR\_USE\_DIV Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_HW\_MUL

### Description

### Parameters

MICROBLAZE\_PVR\_USE\_HW\_MUL



Table 67: MICROBLAZE\_PVR\_USE\_HW\_MUL Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_FPU

### Description

### Parameters

MICROBLAZE\_PVR\_USE\_FPU

Table 68: MICROBLAZE\_PVR\_USE\_FPU Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_ICACHE

### Description

### Parameters

MICROBLAZE\_PVR\_USE\_ICACHE

Table 69: MICROBLAZE\_PVR\_USE\_ICACHE Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_DCACHE

### Description

### Parameters

MICROBLAZE\_PVR\_USE\_DCACHE

Table 70: MICROBLAZE\_PVR\_USE\_DCACHE Arguments

Name	Description
_pvr	pvr data structure

# Sleep Routines for MicroBlaze Processor

microblaze\_sleep.h

**Note:** microblaze\_sleep.h

Table 71: Quick Function Reference

Type	Name	Arguments
u32	<a href="#">Xil_SetMBFrequency</a>	u32 Val
u32	<a href="#">Xil_GetMBFrequency</a>	void
void	<a href="#">MB_Sleep</a>	MilliSeconds-

## Functions

### *Xil\_SetMBFrequency*

**Note:**

#### Prototype

```
u32 Xil_SetMBFrequency(u32 Val);
```

#### Parameters

Xil\_SetMBFrequency

Table 72: Xil\_SetMBFrequency Arguments

Name	Description
Val	- Frequency value to be set

## Returns

### ***Xil\_GetMBFrequency***

## Prototype

```
u32 Xil_GetMBFrequency();
```

## Returns

### ***MB\_Sleep***

**Note:**

## Prototype

```
void MB_Sleep(u32 MilliSeconds) __attribute__((__deprecated__));
```

## Parameters

MB\_Sleep

*Table 73: MB\_Sleep Arguments*

Name	Description
MilliSeconds-	Delay time in milliseconds.

## Returns

# Arm Processor Common APIs

---

## Arm Processor Exception Handling

Table 74: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_ExceptionRegisterHandler</a>	u32 Exception_id Xil_ExceptionHandler Handler void * Data
void	<a href="#">Xil_ExceptionRemoveHandler</a>	u32 Exception_id
void	<a href="#">Xil_GetExceptionRegisterHandler</a>	u32 Exception_id Xil_ExceptionHandler * Handler void ** Data
void	<a href="#">Xil_ExceptionInit</a>	void
void	<a href="#">Xil_DataAbortHandler</a>	void
void	<a href="#">Xil_PrefetchAbortHandler</a>	void
void	<a href="#">Xil_UndefinedExceptionHandler</a>	void

## Functions

### ***Xil\_ExceptionRegisterHandler***

#### Prototype

```
void Xil_ExceptionRegisterHandler(u32 Exception_id, Xil_ExceptionHandler  
Handler, void *Data);
```

#### Parameters

Xil\_ExceptionRegisterHandler

*Table 75: Xil\_ExceptionRegisterHandler Arguments*

Name	Description
Exception_id	contains the ID of the exception source and should be in the range of 0 to XIL_EXCEPTION_ID_LAST. See xil_exception.h for further information.
Handler	to the Handler for that exception.
Data	is a reference to Data that will be passed to the Handler when it gets called.

#### Returns

### ***Xil\_ExceptionRemoveHandler***

#### Prototype

```
void Xil_ExceptionRemoveHandler(u32 Exception_id);
```

#### Parameters

Xil\_ExceptionRemoveHandler

Table 76: Xil\_ExceptionRemoveHandler Arguments

Name	Description
Exception_id	contains the ID of the exception source and should be in the range of 0 to XIL_EXCEPTION_ID_LAST. See xil_exception.h for further information.

## Returns

## Xil\_GetExceptionRegisterHandler

## Prototype

```
void Xil_GetExceptionRegisterHandler(u32 Exception_id, Xil_ExceptionHandler *Handler, void **Data);
```

## Parameters

Xil\_GetExceptionRegisterHandler

Table 77: Xil\_GetExceptionRegisterHandler Arguments

Name	Description
Exception_id	contains the ID of the exception source and should be in the range of 0 to XIL_EXCEPTION_ID_LAST. See xil_exception.h for further information.
Handler	to the Handler for that exception.
Data	is a reference to Data that will be passed to the Handler when it gets called.

## Returns

## Xil\_ExceptionInit

**Prototype**

```
void Xil_ExceptionInit(void);
```

**Returns*****Xil\_DataAbortHandler*****Prototype**

```
void Xil_DataAbortHandler(void *CallBackRef);
```

**Returns*****Xil\_PrefetchAbortHandler*****Prototype**

```
void Xil_PrefetchAbortHandler(void *CallBackRef);
```

**Returns*****Xil\_UndefinedExceptionHandler*****Prototype**

```
void Xil_UndefinedExceptionHandler(void *CallBackRef);
```

**Returns**

## Definitions

### *Define Xil\_ExceptionEnableMask*

#### Definition

```
#define Xil_ExceptionEnableMask { \
    register u32 Reg __asm("cpsr"); \
    mtcpsr((Reg) & (~(Mask) & XIL_EXCEPTION_ALL)); \
}
```

#### Description

**Note:**

[Xil\\_ExceptionEnableMask\(Mask\)](#)

### *Define Xil\_ExceptionEnable*

#### Definition

```
#define Xil_ExceptionEnable \
    Xil_ExceptionEnableMask \
    (XIL_EXCEPTION_IRQ)
```

#### Description

**Note:**

### *Define Xil\_ExceptionDisableMask*

#### Definition

```
#define Xil_ExceptionDisableMask \
{ \
    register u32 Reg __asm("cpsr"); \
    mtcpsr((Reg) | ((Mask) & XIL_EXCEPTION_ALL)); \
}
```

#### Description

**Note:**

[Xil\\_ExceptionDisableMask\(Mask\)](#)



## Define Xil\_ExceptionDisable

### Definition

```
#define Xil_ExceptionDisable
    Xil_ExceptionDisableMask
    (XIL_EXCEPTION_IRQ)
```

### Description

**Note:**

## Define Xil\_EnableNestedInterrupts

### Definition

```
#define Xil_EnableNestedInterrupts    __asm__ __volatile__ ("stmfd
sp!, {lr}"); \
    __asm__ __volatile__ ("mrs      lr, spsr"); \
    __asm__ __volatile__ ("stmfd    sp!, {lr}"); \
    __asm__ __volatile__ ("msr      cpsr_c, #0x1F"); \
    __asm__ __volatile__ ("stmfd    sp!, {lr}");
```

### Description

**Note:**

## Define Xil\_DisableNestedInterrupts

### Definition

```
#define Xil_DisableNestedInterrupts    __asm__ __volatile__ ("ldmfd
sp!, {lr}"); \
    __asm__ __volatile__ ("msr      cpsr_c, #0x92"); \
    __asm__ __volatile__ ("ldmfd    sp!, {lr}"); \
    __asm__ __volatile__ ("msr      spsr_cxsf, lr"); \
    __asm__ __volatile__ ("ldmfd    sp!, {lr}");
```

## Description

### Note:

```
Xil_EnableNestedInterrupts()
```

# Arm Cortex-R5F Processor APIs

---

## Arm Cortex-R5F Processor API

---

## Arm Cortex-R5F Processor Boot Code

## Arm Cortex-R5F Processor MPU specific APIs

	Memory Range	Attributes of MPURegion
DDR	0x00000000 - 0x7FFFFFFF	Normal write-back Cacheable
PL	0x80000000 - 0xBFFFFFFF	Strongly Ordered
QSPI	0xC0000000 - 0xDFFFFFFF	Device Memory
PCIe	0xE0000000 - 0xEFFFFFFF	Device Memory
STM_CORESIGHT	0xF8000000 - 0xF8FFFFFF	Device Memory
RPU_R5_GIC	0xF9000000 - 0xF9FFFFFF	Device memory
FPS	0xFD000000 - 0xFDFFFFFF	Device Memory
LPS	0xFE000000 - 0xFFFFFFFF	Device Memory
OCM	0xFFFC0000 - 0xFFFFFFFF	Normal write-back Cacheable

**Note:**

Table 78: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_SetTlbAttributes</a>	addr u32 attrib
void	<a href="#">Xil_EnableMPU</a>	void
void	<a href="#">Xil_DisableMPU</a>	void
u32	<a href="#">Xil_SetMPURegion</a>	INTPTR addr u64 size u32 attrib
u32	<a href="#">Xil_UpdateMPUConfig</a>	u32 reg_num INTPTR address u32 size u32 attrib

Table 78: Quick Function Reference (cont'd)

Type	Name	Arguments
void	<a href="#">Xil_GetMPUConfig</a>	XMpu_Config mpuconfig
u32	<a href="#">Xil_GetNumOfFreeRegions</a>	void
u32	<a href="#">Xil_GetNextMPURegion</a>	void
u32	<a href="#">Xil_DisableMPURegionByRegNum</a>	u32 reg_num
u16	<a href="#">Xil_GetMPUFreeRegMask</a>	void
u32	<a href="#">Xil_SetMPURegionByRegNum</a>	u32 reg_num INTPTR addr u64 size u32 attrib
void *	<a href="#">Xil_MemMap</a>	UINTPTR Physaddr size_t size u32 flags

## Functions

### *Xil\_SetTlbAttributes*

#### Prototype

```
void Xil_SetTlbAttributes(INTPTR Addr, u32 attrib);
```

#### Parameters

Xil\_SetTlbAttributes

Table 79: Xil\_SetTlbAttributes Arguments

Name	Description
addr	32-bit address for which memory attributes need to be set.
attrib	Attribute for the given memory region.

**Returns*****Xil\_EnableMPU*****Prototype**

```
void Xil_EnableMPU(void);
```

**Returns*****Xil\_DisableMPU*****Prototype**

```
void Xil_DisableMPU(void);
```

**Returns*****Xil\_SetMPURegion*****Prototype**

```
u32 Xil_SetMPURegion(INTPTR addr, u64 size, u32 attrib);
```

**Parameters**

`Xil_SetMPURegion`

Table 80: Xil\_SetMPURegion Arguments

Name	Description
addr	32-bit address for which memory attributes need to be set..
size	size is the size of the region.
attrib	Attribute for the given memory region.

## Returns

## Xil\_UpdateMPUConfig

### Prototype

```
u32 Xil_UpdateMPUConfig(u32 reg_num, INTPTR address, u32 size, u32 attrib);
```

### Parameters

Xil\_UpdateMPUConfig

Table 81: Xil\_UpdateMPUConfig Arguments

Name	Description
reg_num	The requested region number to be updated information for.
address	32 bit address for start of the region.
size	Requested size of the region.
attrib	Attribute for the corresponding region.

## Returns

## Xil\_GetMPUConfig

### Prototype

```
void Xil_GetMPUConfig(XMpu_Config mpuconfig);
```

## Parameters

`Xil_GetMPUConfig`

Table 82: **Xil\_GetMPUConfig Arguments**

Name	Description
<code>mpuconfig</code>	This is of type <code>XMpu_Config</code> which is an array of 16 entries of type structure representing the MPU config table

## Returns

### ***Xil\_GetNumOfFreeRegions***

#### Prototype

```
u32 Xil_GetNumOfFreeRegions(void);
```

## Returns

### ***Xil\_GetNextMPURegion***

#### Prototype

```
u32 Xil_GetNextMPURegion(void);
```

## Returns

### ***Xil\_DisableMPURegionByRegNum***

#### Prototype

```
u32 Xil_DisableMPURegionByRegNum(u32 reg_num);
```



## Parameters

`Xil_DisableMPURegionByRegNum`

Table 83: `Xil_DisableMPURegionByRegNum` Arguments

Name	Description
reg_num	The region number to be disabled

## Returns

## `Xil_GetMPUFreeRegMask`

## Prototype

```
u16 Xil_GetMPUFreeRegMask(void);
```

## Returns

## `Xil_SetMPURegionByRegNum`

## Prototype

```
u32 Xil_SetMPURegionByRegNum(u32 reg_num, INTPTR addr, u64 size, u32 attrib);
```

## Parameters

`Xil_SetMPURegionByRegNum`

Table 84: `Xil_SetMPURegionByRegNum` Arguments

Name	Description
reg_num	The region number to be enabled

Table 84: Xil\_SetMPURegionByRegNum Arguments (cont'd)

Name	Description
addr	32 bit address for start of the region.
size	Requested size of the region.
attrib	Attribute for the corresponding region.

## Returns

## Xil\_MemMap

## Prototype

```
void * Xil_MemMap(UINTPTR Physaddr, size_t size, u32 flags);
```

## Parameters

Xil\_MemMap

Table 85: Xil\_MemMap Arguments

Name	Description
Physaddr	is base physical address at which to start mapping. NULL in Physaddr masks possible mapping errors.
size	of region to be mapped.
flags	used to set translation table.

## Returns

# Arm Cortex-R5F Processor Cache Functions

Table 86: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_DCacheEnable</a>	void
void	<a href="#">Xil_DCacheDisable</a>	void
void	<a href="#">Xil_DCacheInvalidate</a>	void
void	<a href="#">Xil_DCacheInvalidateRange</a>	INTPTR adr u32 len
void	<a href="#">Xil_DCacheFlush</a>	void
void	<a href="#">Xil_DCacheFlushRange</a>	INTPTR adr u32 len
void	<a href="#">Xil_DCacheInvalidateLine</a>	INTPTR adr
void	<a href="#">Xil_DCacheFlushLine</a>	INTPTR adr
void	<a href="#">Xil_DCacheStoreLine</a>	INTPTR adr
void	<a href="#">Xil_ICacheEnable</a>	void
void	<a href="#">Xil_ICacheDisable</a>	void
void	<a href="#">Xil_ICacheInvalidate</a>	void
void	<a href="#">Xil_ICacheInvalidateRange</a>	INTPTR adr u32 len
void	<a href="#">Xil_ICacheInvalidateLine</a>	INTPTR adr

26uq f66qp9ck

**Prototype**

```
void Xil_DCacheEnable(void);
```

**Returns*****Xil\_DCacheDisable*****Prototype**

```
void Xil_DCacheDisable(void);
```

**Returns*****Xil\_DCacheInvalidate*****Prototype**

```
void Xil_DCacheInvalidate(void);
```

**Returns*****Xil\_DCacheInvalidateRange*****Prototype**

```
void Xil_DCacheInvalidateRange(INTPTR adr, u32 len);
```

**Parameters**

`Xil_DCacheInvalidateRange`

Table 87: Xil\_DCacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of range to be invalidated in bytes.

## Returns

## Xil\_DCacheFlush

### Prototype

```
void Xil_DCacheFlush(void);
```

## Returns

## Xil\_DCacheFlushRange

### Prototype

```
void Xil_DCacheFlushRange(INTPTR adr, u32 len);
```

## Parameters

Xil\_DCacheFlushRange

Table 88: Xil\_DCacheFlushRange Arguments

Name	Description
adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes



## Returns

## ***Xil\_DCacheInvalidateLine***

**Note:**

### Prototype

```
void Xil_DCacheInvalidateLine(INTPTR adr);
```

### Parameters

Xil\_DCacheInvalidateLine

*Table 89: Xil\_DCacheInvalidateLine Arguments*

Name	Description
adr	32bit address of the data to be flushed.

## Returns

## ***Xil\_DCacheFlushLine***

**Note:**

### Prototype

```
void Xil_DCacheFlushLine(INTPTR adr);
```

### Parameters

Xil\_DCacheFlushLine

Table 90: Xil\_DCacheFlushLine Arguments

Name	Description
adr	32bit address of the data to be flushed.

## Returns

## Xil\_DCacheStoreLine

### Note:

### Prototype

```
void Xil_DCacheStoreLine(INTPTR adr);
```

### Parameters

Xil\_DCacheStoreLine

Table 91: Xil\_DCacheStoreLine Arguments

Name	Description
adr	32bit address of the data to be stored

## Returns

## Xil\_ICacheEnable

### Prototype

```
void Xil_ICacheEnable(void);
```

## Returns

## ***Xil\_ICacheDisable***

### **Prototype**

```
void Xil_ICacheDisable(void);
```

### **Returns**

## ***Xil\_ICacheInvalidate***

### **Prototype**

```
void Xil_ICacheInvalidate(void);
```

### **Returns**

## ***Xil\_ICacheInvalidateRange***

### **Prototype**

```
void Xil_ICacheInvalidateRange(INTPTR adr, u32 len);
```

### **Parameters**

Xil\_ICacheInvalidateRange



## Returns

## *Xil\_ICacheInvalidateLine*

### Note:

## Prototype

```
void Xil_ICacheInvalidateLine(INTPTR adr);
```

## Parameters

*Xil\_ICacheInvalidateLine*

Table 93: *Xil\_ICacheInvalidateLine* Arguments

Name	Description
adr	32bit address of the instruction to be invalidated.

## Returns

# Arm Cortex-R5F Time Functions

Table 94: Quick Function Reference

Type	Name	Arguments
void	<a href="#">XTime_SetTime</a>	XTime Xtime_Global
void	<a href="#">XTime_GetTime</a>	XTime * Xtime_Global

## Functions

### *XTime\_SetTime*

**Note:**

#### Prototype

```
void XTime_SetTime(XTime Xtime_Global);
```

#### Parameters

XTime\_SetTime

*Table 95: XTime\_SetTime Arguments*

Name	Description
Xtime_Global	32 bit value to be written to the timer counter register.

#### Returns

### *XTime\_GetTime*

#### Prototype

```
void XTime_GetTime(XTime *Xtime_Global);
```

#### Parameters

XTime\_GetTime

*Table 96: XTime\_GetTime Arguments*

Name	Description
Xtime_Global	Pointer to the 32 bit location to be updated with the time current value of timer counter register.

## Returns

# Arm Cortex-R5F Event Counters Functions

Table 97: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xpm_SetEvents</a>	s32 PmcrCfg
void	<a href="#">Xpm_GetEventCounters</a>	u32 * PmCtrValue
u32	<a href="#">Xpm_DisableEvent</a>	EventCntrId
u32	<a href="#">Xpm_SetUpAnEvent</a>	u32 EventID
u32	<a href="#">Xpm_GetEventCounter</a>	EventCntrId u32 * CntVal
void	<a href="#">Xpm_DisableEventCounters</a>	void
void	<a href="#">Xpm_EnableEventCounters</a>	void
void	<a href="#">Xpm_ResetEventCounters</a>	void
void	<a href="#">Xpm_SleepPerfCounter</a>	u32 delay u64 frequency

## Functions

### *Xpm\_SetEvents*

#### Prototype

```
void Xpm_SetEvents(s32 PmcrCfg);
```

#### Parameters

`Xpm_SetEvents`

Table 98: *Xpm\_SetEvents* Arguments

Name	Description
PmcrCfg	Configuration value based on which the event counters are configured. XPM_CNTRCFG* values defined in xpm_counter.h can be utilized for setting configuration

#### Returns

### *Xpm\_GetEventCounters*

#### Prototype

```
void Xpm_GetEventCounters(u32 *PmCtrValue);
```

#### Parameters

`Xpm_GetEventCounters`

Table 99: *Xpm\_GetEventCounters* Arguments

Name	Description
PmCtrValue	Pointer to an array of type u32 PmCtrValue[6]. It is an output parameter which is used to return the PM counter values.

#### Returns

## Xpm\_DisableEvent

### Prototype

```
u32 Xpm_DisableEvent(u32 EventHandlerId);
```

### Parameters

Xpm\_DisableEvent

Table 100: Xpm\_DisableEvent Arguments

Name	Description
EventCntrId	Event Counter ID. The counter ID is the same that was earlier returned through a call to Xpm_SetUpAnEvent. Cortex-R5F supports only 3 counters. The valid values are 0, 1, or 2.

### Returns

## Xpm\_SetUpAnEvent

### Prototype

```
u32 Xpm_SetUpAnEvent(u32 EventID);
```

### Parameters

Xpm\_SetUpAnEvent

Table 101: Xpm\_SetUpAnEvent Arguments

Name	Description
EventID	For valid values, please refer xpm_counter.h.

Returns

2604 Feedback

## ***Xpm\_EnableEventCounters***

### **Prototype**

```
void Xpm_EnableEventCounters(void);
```

### **Returns**

## ***Xpm\_ResetEventCounters***

### **Prototype**

```
void Xpm_ResetEventCounters(void);
```

### **Returns**

## ***Xpm\_SleepPerfCounter***

### **Prototype**

```
void Xpm_SleepPerfCounter(u32 delay, u64 frequency);
```

### **Parameters**

Xpm\_SleepPerfCounter

*Table 103: Xpm\_SleepPerfCounter Arguments*

Name	Description
delay	- delay time in sec/usec
frequency	- Number of countes in second/micro second

### **Returns**

---

## **Arm Cortex-R5F Processor Specific Include Files**

---

## **Arm Cortex-R5F Peripheral Definitions**



# Arm Cortex-A9 Processor APIs

---

## Arm Cortex-A9 Processor API

---

## Arm Cortex-A9 Processor Boot Code

	Memory Range	Definition in Translation Table
DDR	0x00000000 - 0x3FFFFFFF	Normal write-back Cacheable
PL	0x40000000 - 0xBFFFFFFF	Strongly Ordered
Reserved	0xC0000000 - 0xDFFFFFFF	Unassigned
Memory mapped devices	0xE0000000 - 0xE02FFFFF	Device Memory
Reserved	0xE0300000 - 0xE0FFFFFF	Unassigned
NAND, NOR	0xE1000000 - 0xE3FFFFFF	Device memory
SRAM	0xE4000000 - 0xE5FFFFFF	Normal write-back Cacheable
Reserved	0xE6000000 - 0xF7FFFFFF	Unassigned
AMBA APB Peripherals	0xF8000000 - 0xF8FFFFFF	Device Memory
Reserved	0xF9000000 - 0xFBFFFFFF	Unassigned
Linear QSPI - XIP	0xFC000000 - 0xFDFFFFFF	Normal write-through cacheable
Reserved	0xFE000000 - 0xFFEFFFFFFF	Unassigned
OCM	0xFFF00000 - 0xFFFFFFFF	Normal inner write-back cacheable

**Note:**

## Arm Cortex-A9 Processor Cache Functions

Table 104: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_DCacheEnable</a>	void
void	<a href="#">Xil_DCacheDisable</a>	void
void	<a href="#">Xil_DCacheInvalidate</a>	void
void	<a href="#">Xil_DCacheInvalidateRange</a>	INTPTR adr u32 len

Table 104: Quick Function Reference (cont'd)

Type	Name	Arguments
void	<a href="#">Xil_DCacheFlush</a>	void
void	<a href="#">Xil_DCacheFlushRange</a>	INTPTR adr u32 len
void	<a href="#">Xil_ICacheEnable</a>	void
void	<a href="#">Xil_ICacheDisable</a>	void
void	<a href="#">Xil_ICacheInvalidate</a>	void
void	<a href="#">Xil_ICacheInvalidateRange</a>	INTPTR adr u32 len
void	<a href="#">Xil_DCacheInvalidateLine</a>	u32 adr
void	<a href="#">Xil_DCacheFlushLine</a>	u32 adr
void	<a href="#">Xil_DCacheStoreLine</a>	u32 adr
void	<a href="#">Xil_ICacheInvalidateLine</a>	u32 adr
void	<a href="#">Xil_L1DCacheEnable</a>	void
void	<a href="#">Xil_L1DCacheDisable</a>	void
void	<a href="#">Xil_L1DCacheInvalidate</a>	void
void	<a href="#">Xil_L1DCacheInvalidateLine</a>	u32 adr
void	<a href="#">Xil_L1DCacheInvalidateRange</a>	u32 adr u32 len
void	<a href="#">Xil_L1DCacheFlush</a>	void
void	<a href="#">Xil_L1DCacheFlushLine</a>	u32 adr
void	<a href="#">Xil_L1DCacheFlushRange</a>	u32 adr u32 len

Table 104: Quick Function Reference (cont'd)

Type	Name	Arguments
void	<a href="#">Xil_L1DCacheStoreLine</a>	u32 adr
void	<a href="#">Xil_L1ICacheEnable</a>	void
void	<a href="#">Xil_L1ICacheDisable</a>	void
void	<a href="#">Xil_L1ICacheInvalidate</a>	void
void	<a href="#">Xil_L1ICacheInvalidateLine</a>	u32 adr
void	<a href="#">Xil_L1ICacheInvalidateRange</a>	u32 adr u32 len
void	<a href="#">Xil_L2CacheEnable</a>	void
void	<a href="#">Xil_L2CacheDisable</a>	void
void	<a href="#">Xil_L2CacheInvalidate</a>	void
void	<a href="#">Xil_L2CacheInvalidateLine</a>	u32 adr
void	<a href="#">Xil_L2CacheInvalidateRange</a>	u32 adr u32 len
void	<a href="#">Xil_L2CacheFlush</a>	void
void	<a href="#">Xil_L2CacheFlushLine</a>	u32 adr
void	<a href="#">Xil_L2CacheFlushRange</a>	u32 adr u32 len
void	<a href="#">Xil_L2CacheStoreLine</a>	u32 adr

## Functions

### *Xil\_DCacheEnable*

**Prototype**

```
void Xil_DCacheEnable(void);
```

**Returns*****Xil\_DCacheDisable*****Prototype**

```
void Xil_DCacheDisable(void);
```

**Returns*****Xil\_DCacheInvalidate*****Prototype**

```
void Xil_DCacheInvalidate(void);
```

**Returns*****Xil\_DCacheInvalidateRange***

## Prototype

```
void Xil_DCacheInvalidateRange(INTPTR adr, u32 len);
```

## Parameters

`Xil_DCacheInvalidateRange`

Table 105: **Xil\_DCacheInvalidateRange Arguments**

Name	Description
adr	32-bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

## Returns

### ***Xil\_DCacheFlush***

## Prototype

```
void Xil_DCacheFlush(void);
```

## Returns

### ***Xil\_DCacheFlushRange***

## Prototype

```
void Xil_DCacheFlushRange(INTPTR adr, u32 len);
```

## Parameters

*Xil\_DCacheFlushRange*

*Table 106: Xil\_DCacheFlushRange Arguments*

Name	Description
adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes.

## Returns

### ***Xil\_ICacheEnable***

**Prototype**

```
void Xil_ICacheEnable(void);
```

**Returns*****Xil\_ICacheDisable*****Prototype**

```
void Xil_ICacheDisable(void);
```

**Returns*****Xil\_ICacheInvalidate*****Prototype**

```
void Xil_ICacheInvalidate(void);
```

**Returns*****Xil\_ICacheInvalidateRange*****Prototype**

```
void Xil_ICacheInvalidateRange(INTPTR adr, u32 len);
```

**Parameters**

`Xil_ICacheInvalidateRange`



Table 107: **Xil\_ICacheInvalidateRange Arguments**

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

## Returns

## ***Xil\_DCacheInvalidateLine***

### Note:

## Prototype

```
void Xil_DCacheInvalidateLine(u32 adr);
```

## Parameters

Xil\_DCacheInvalidateLine

Table 108: **Xil\_DCacheInvalidateLine Arguments**

Name	Description
adr	32bit address of the data to be flushed.

## Returns

## ***Xil\_DCacheFlushLine***

### Note:

## Prototype

```
void Xil_DCacheFlushLine(u32 adr);
```

## Parameters

Xil\_DCacheFlushLine

Table 109: Xil\_DCacheFlushLine Arguments

Name	Description
adr	32bit address of the data to be flushed.

## Returns

## *Xil\_DCacheStoreLine*

### Note:

## Prototype

```
void Xil_DCacheStoreLine(u32 adr);
```

## Parameters

Xil\_DCacheStoreLine

Table 110: Xil\_DCacheStoreLine Arguments

Name	Description
adr	32bit address of the data to be stored.

## Returns

## *Xil\_ICacheInvalidateLine*

**Note:**

## Prototype

```
void Xil_ICacheInvalidateLine(u32 adr);
```

## Parameters

Xil\_ICacheInvalidateLine

Table 111: Xil\_ICacheInvalidateLine Arguments

Name	Description
adr	32bit address of the instruction to be invalidated.

## Returns

## *Xil\_L1DCacheEnable*

## Prototype

```
void Xil_L1DCacheEnable(void);
```

## Returns

## *Xil\_L1DCacheDisable*

## Prototype

```
void Xil_L1DCacheDisable(void);
```

## Returns

## ***Xil\_L1DCacheInvalidate***

**Note:**

### **Prototype**

```
void Xil_L1DCacheInvalidate(void);
```

### **Returns**

## ***Xil\_L1DCacheInvalidateLine***

**Note:**

### **Prototype**

```
void Xil_L1DCacheInvalidateLine(u32 adr);
```

### **Parameters**

Xil\_L1DCacheInvalidateLine

*Table 112: Xil\_L1DCacheInvalidateLine Arguments*

Name	Description
adr	32bit address of the data to be invalidated.

### **Returns**

## ***Xil\_L1DCacheInvalidateRange***

## Prototype

```
void Xil_L1DCacheInvalidateRange(u32 adr, u32 len);
```

## Parameters

Xil\_L1DCacheInvalidateRange

Table 113: Xil\_L1DCacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

## Returns

## *Xil\_L1DCacheFlush*

**Note:**

## Prototype

```
void Xil_L1DCacheFlush(void);
```

## Returns

## *Xil\_L1DCacheFlushLine*

**Note:**

## Prototype

```
void Xil_L1DCacheFlushLine(u32 adr);
```

## Parameters

Xil\_L1DCacheFlushLine

Table 114: Xil\_L1DCacheFlushLine Arguments

Name	Description
adr	32bit address of the data to be flushed.

## Returns

## Xil\_L1DCacheFlushRange

## Prototype

```
void Xil_L1DCacheFlushRange(u32 adr, u32 len);
```

## Parameters

Xil\_L1DCacheFlushRange

Table 115: Xil\_L1DCacheFlushRange Arguments

Name	Description
adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes.

## Returns

## Xil\_L1DCacheStoreLine

**Note:**

### Prototype

```
void Xil_L1DCacheStoreLine(u32 adr);
```

### Parameters

Xil\_L1DCacheStoreLine

Table 116: Xil\_L1DCacheStoreLine Arguments

Name	Description
adr	Address to be stored.

### Returns

## ***Xil\_L1ICacheEnable***

### Prototype

```
void Xil_L1ICacheEnable(void);
```

### Returns

## ***Xil\_L1ICacheDisable***

### Prototype

```
void Xil_L1ICacheDisable(void);
```

### Returns

## ***Xil\_L1ICacheInvalidate***

### **Prototype**

```
void Xil_L1ICacheInvalidate(void);
```

### **Returns**

## ***Xil\_L1ICacheInvalidateLine***

### **Note:**

### **Prototype**

```
void Xil_L1ICacheInvalidateLine(u32 adr);
```

### **Parameters**

Xil\_L1ICacheInvalidateLine

*Table 117: Xil\_L1ICacheInvalidateLine Arguments*

Name	Description
adr	32bit address of the instruction to be invalidated.

### **Returns**

## ***Xil\_L1ICacheInvalidateRange***



## Prototype

```
void Xil_L1ICacheInvalidateRange(u32 adr, u32 len);
```

## Parameters

Xil\_L1ICacheInvalidateRange

Table 118: Xil\_L1ICacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

## Returns

## *Xil\_L2CacheEnable*

## Prototype

```
void Xil_L2CacheEnable(void);
```

## Returns

## *Xil\_L2CacheDisable*

## Prototype

```
void Xil_L2CacheDisable(void);
```

## Returns

## *Xil\_L2CacheInvalidate*

## Prototype

```
void Xil_L2CacheInvalidate(void);
```

## Returns

## *Xil\_L2CacheInvalidateLine*

### Note:

## Prototype

```
void Xil_L2CacheInvalidateLine(u32 adr);
```

## Parameters

Xil\_L2CacheInvalidateLine

Table 119: Xil\_L2CacheInvalidateLine Arguments

Name	Description
adr	32bit address of the data/instruction to be invalidated.

## Returns

## *Xil\_L2CacheInvalidateRange*

## Prototype

```
void Xil_L2CacheInvalidateRange(u32 adr, u32 len);
```

## Parameters

`Xil_L2CacheInvalidateRange`

Table 120: **Xil\_L2CacheInvalidateRange Arguments**

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

## Returns

## ***Xil\_L2CacheFlush***

### Prototype

```
void Xil_L2CacheFlush(void);
```

## Returns

## ***Xil\_L2CacheFlushLine***

**Note:**

### Prototype

```
void Xil_L2CacheFlushLine(u32 adr);
```

## Parameters

`Xil_L2CacheFlushLine`

Table 121: Xil\_L2CacheFlushLine Arguments

Name	Description
adr	32bit address of the data/instruction to be flushed.

## Returns

## Xil\_L2CacheFlushRange

## Prototype

```
void Xil_L2CacheFlushRange(u32 adr, u32 len);
```

## Parameters

Xil\_L2CacheFlushRange

Table 122: Xil\_L2CacheFlushRange Arguments

Name	Description
adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes.

## Returns

## Xil\_L2CacheStoreLine

**Note:**

## Prototype

```
void Xil_L2CacheStoreLine(u32 adr);
```

## Parameters

Xil\_L2CacheStoreLine

Table 123: Xil\_L2CacheStoreLine Arguments

Name	Description
adr	32bit address of the data/instruction to be stored.

## Returns

# Arm Cortex-A9 Processor MMU Functions

Table 124: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_SetTlbAttributes</a>	INTPTR Addr u32 attrib
void	<a href="#">Xil_EnableMMU</a>	void
void	<a href="#">Xil_DisableMMU</a>	void
void *	<a href="#">Xil_MemMap</a>	UINTPTR PhysAddr size_t size u32 flags

## Functions

### *Xil\_SetTlbAttributes*

**Note:**

### Prototype

```
void Xil_SetTlbAttributes(INTPTR Addr, u32 attrib);
```

### Parameters

`Xil_SetTlbAttributes`

*Table 125: Xil\_SetTlbAttributes Arguments*

Name	Description
Addr	32-bit address for which memory attributes need to be set.
attrib	Attribute for the given memory region. xil_mmu.h contains definitions of commonly used memory attributes which can be utilized for this function.

### Returns

## ***Xil\_EnableMMU***

### Prototype

```
void Xil_EnableMMU(void);
```

### Returns

## ***Xil\_DisableMMU***

**Note:**

### Prototype

```
void Xil_DisableMMU(void);
```

## Returns

## *Xil\_MemMap*

### Note:

## Prototype

```
void * Xil_MemMap(UINTPTR PhysAddr, size_t size, u32 flags);
```

## Parameters

Xil\_MemMap

Table 126: Xil\_MemMap Arguments

Name	Description
PhysAddr	is physical address.
size	is size of region.
flags	is flags used to set translation table.

## Returns

# Arm Cortex-A9 Time Functions

Table 127: Quick Function Reference

Type	Name	Arguments
void	<a href="#">XTime_SetTime</a>	XTime Xtime_Global

Table 127: Quick Function Reference (cont'd)

Type	Name	Arguments
void	<a href="#">XTime_GetTime</a>	XTime * Xtime_Global

## Functions

### ***XTime\_SetTime***

**Note:**

#### Prototype

```
void XTime_SetTime(XTime Xtime_Global);
```

#### Parameters

XTime\_SetTime

Table 128: XTime\_SetTime Arguments

Name	Description
Xtime_Global	64-bit Value to be written to the Global Timer Counter Register.

#### Returns

### ***XTime\_GetTime***

**Note:**

#### Prototype

```
void XTime_GetTime(XTime *Xtime_Global);
```

#### Parameters

XTime\_GetTime



*Table 129: XTime\_GetTime Arguments*

Name	Description
Xtime_Global	Pointer to the 64-bit location which will be updated with the current timer value.

### Returns

---

## Arm Cortex-A9 Event Counter Function

### Note:

*Table 130: Quick Function Reference*

Type	Name	Arguments
void	<a href="#">Xpm_SetEvents</a>	s32 PmcrCfg
void	<a href="#">Xpm_GetEventCounters</a>	u32 * PmCtrValue

## Functions

### *Xpm\_SetEvents*

#### Prototype

```
void Xpm_SetEvents(s32 PmcrCfg);
```

#### Parameters

Xpm\_SetEvents

Table 131: Xpm\_SetEvents Arguments

Name	Description
PmcrCfg	Configuration value based on which the event counters are configured. XPM_CNTRCFG* values defined in xpm_counter.h can be utilized for setting configuration.

## Returns

## Xpm\_GetEventCounters

## Prototype

```
void Xpm_GetEventCounters(u32 *PmCtrValue);
```

## Parameters

Xpm\_GetEventCounters

Table 132: Xpm\_GetEventCounters Arguments

Name	Description
PmCtrValue	Pointer to an array of type u32 PmCtrValue[6]. It is an output parameter which is used to return the PM counter values.

## Returns

# PL310 L2 Event Counters Functions

Table 133: Quick Function Reference

Type	Name	Arguments
void	<a href="#">XL2cc_EventCtrInit</a>	s32 Event0 s32 Event1
void	<a href="#">XL2cc_EventCtrStart</a>	void
void	<a href="#">XL2cc_EventCtrStop</a>	u32 * EveCtr0 u32 * EveCtr1

## Functions

### *XL2cc\_EventCtrInit*

**Note:**

#### Prototype

```
void XL2cc_EventCtrInit(s32 Event0, s32 Event1);
```

#### Parameters

XL2cc\_EventCtrInit

Table 134: XL2cc\_EventCtrInit Arguments

Name	Description
Event0	Event code for counter 0.
Event1	Event code for counter 1.

#### Returns

### *XL2cc\_EventCtrStart*

### Prototype

```
void XL2cc_EventCtrStart(void);
```

### Returns

## *XL2cc\_EventCtrStop*

### Prototype

```
void XL2cc_EventCtrStop(u32 *EveCtr0, u32 *EveCtr1);
```

### Parameters

XL2cc\_EventCtrStop

Table 135: XL2cc\_EventCtrStop Arguments

Name	Description
EveCtr0	Output parameter which is used to return the value in event counter 0.
EveCtr1	Output parameter which is used to return the value in event counter 1.

### Returns

# Arm Cortex-A9 Processor and pl310 Errata Support

**Note:**

## Definitions

### ***Define CONFIG\_ARM\_ERRATA\_742230***

#### **Definition**

```
#define CONFIG_ARM_ERRATA_7422301
```

#### **Description**

### ***Define CONFIG\_ARM\_ERRATA\_743622***

#### **Definition**

```
#define CONFIG_ARM_ERRATA_7436221
```

#### **Description**

### ***Define CONFIG\_ARM\_ERRATA\_775420***

#### **Definition**

```
#define CONFIG_ARM_ERRATA_7754201
```

#### **Description**

### ***Define CONFIG\_ARM\_ERRATA\_794073***

#### **Definition**

```
#define CONFIG_ARM_ERRATA_7940731
```

#### **Description**

***Define CONFIG\_PL310\_ERRATA\_588369*****Definition**

```
#define CONFIG_PL310_ERRATA_5883691
```

**Description*****Define CONFIG\_PL310\_ERRATA\_727915*****Definition**

```
#define CONFIG_PL310_ERRATA_7279151
```

**Description**

---

## Arm Cortex-A9 Processor Specific Include Files

# Arm Cortex-A53 32-bit Processor APIs

---

## **Arm Cortex-A53 32-bit Processor API**

---

## **Arm Cortex-A53 32-bit Processor Boot Code**

	Memory Range	Definition in Translation Table
DDR	0x00000000 - 0x7FFFFFFF	Normal write-back Cacheable
PL	0x80000000 - 0xBFFFFFFF	Strongly Ordered
QSPI, lower PCIe	0xC0000000 - 0xEFFFFFFF	Device Memory
Reserved	0xF0000000 - 0xF7FFFFFF	Unassigned
STM Coresight	0xF8000000 - 0xF8FFFFFF	Device Memory
GIC	0xF9000000 - 0xF9FFFFFF	Device memory
Reserved	0xF9100000 - 0xFCFFFFFF	Unassigned
FPS, LPS slaves	0xFD000000 - 0xFFBFFFFFFF	Device memory
CSU, PMU	0xFFC00000 - 0xFFDFFFFFFF	Device Memory
TCM, OCM	0xFFE00000 - 0xFFFFFFFF	Normal write-back cacheable

**Note:**

## Arm Cortex-A53 32-bit Processor Cache Functions

Table 136: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_DCacheEnable</a>	void
void	<a href="#">Xil_DCacheDisable</a>	void
void	<a href="#">Xil_DCacheInvalidate</a>	void
void	<a href="#">Xil_DCacheInvalidateRange</a>	INTPTR adr u32 len



Table 136: Quick Function Reference (cont'd)

Type	Name	Arguments
void	<a href="#">Xil_DCacheFlush</a>	void
void	<a href="#">Xil_DCacheFlushRange</a>	INTPTR adr u32 len
void	<a href="#">Xil_DCacheInvalidateLine</a>	u32 adr
void	<a href="#">Xil_DCacheFlushLine</a>	u32 adr
void	<a href="#">Xil_ICacheInvalidateLine</a>	u32 adr
void	<a href="#">Xil_ICacheEnable</a>	void
void	<a href="#">Xil_ICacheDisable</a>	void
void	<a href="#">Xil_ICacheInvalidate</a>	void
void	<a href="#">Xil_ICacheInvalidateRange</a>	INTPTR adr u32 len

## Functions

### ***Xil\_DCacheEnable***

#### Prototype

```
void Xil_DCacheEnable(void);
```

#### Returns

### ***Xil\_DCacheDisable***

**Prototype**

```
void Xil_DCacheDisable(void);
```

**Returns*****Xil\_DCacheInvalidate*****Note:****Prototype**

```
void Xil_DCacheInvalidate(void);
```

**Returns*****Xil\_DCacheInvalidateRange*****Note:****Prototype**

```
void Xil_DCacheInvalidateRange(INTPTR adr, u32 len);
```

**Parameters**

`Xil_DCacheInvalidateRange`

Table 137: **Xil\_DCacheInvalidateRange Arguments**

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

## Returns

## ***Xil\_DCacheFlush***

## Prototype

```
void Xil_DCacheFlush(void);
```

## Returns

## ***Xil\_DCacheFlushRange***

## Prototype

```
void Xil_DCacheFlushRange(INTPTR adr, u32 len);
```

## Parameters

Xil\_DCacheFlushRange

Table 138: **Xil\_DCacheFlushRange Arguments**

Name	Description
adr	32bit start address of the range to be flushed.
len	Length of range to be flushed in bytes.

## Returns

### ***Xil\_DCacheInvalidateLine***

#### Note:

## Prototype

```
void Xil_DCacheInvalidateLine(u32 adr);
```

## Parameters

Xil\_DCacheInvalidateLine

Table 139: Xil\_DCacheInvalidateLine Arguments

Name	Description
adr	32 bit address of the data to be invalidated.

## Returns

### ***Xil\_DCacheFlushLine***

#### Note:

## Prototype

```
void Xil_DCacheFlushLine(u32 adr);
```

## Parameters

`Xil_DCacheFlushLine`

Table 140: **Xil\_DCacheFlushLine Arguments**

Name	Description
adr	32bit address of the data to be flushed.

## Returns

## ***Xil\_ICacheInvalidateLine***

**Note:**

## Prototype

```
void Xil_ICacheInvalidateLine(u32 adr);
```

## Parameters

`Xil_ICacheInvalidateLine`

Table 141: **Xil\_ICacheInvalidateLine Arguments**

Name	Description
adr	32bit address of the instruction to be invalidated..

## Returns

## ***Xil\_ICacheEnable***

## Prototype

```
void Xil_ICacheEnable(void);
```

## Returns

### ***Xil\_ICacheDisable***

## Prototype

```
void Xil_ICacheDisable(void);
```

## Returns

### ***Xil\_ICacheInvalidate***

## Prototype

```
void Xil_ICacheInvalidate(void);
```

## Returns

### ***Xil\_ICacheInvalidateRange***

## Prototype

```
void Xil_ICacheInvalidateRange(INTPTR adr, u32 len);
```

## Parameters

Xil\_ICacheInvalidateRange

Table 142: Xil\_ICacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.

Table 142: Xil\_ICacheInvalidateRange Arguments (cont'd)

Name	Description
len	Length of the range to be invalidated in bytes.

### Returns

## Arm Cortex-A53 32-bit Processor MMU Handling

### Note:

Table 143: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_SetTlbAttributes</a>	UINTPTR Addr u32 attrib
void	<a href="#">Xil_EnableMMU</a>	void
void	<a href="#">Xil_DisableMMU</a>	void

## Functions

### *Xil\_SetTlbAttributes*

### Note:

### Prototype

```
void Xil_SetTlbAttributes(UINTPTR Addr, u32 attrib);
```

## Parameters

`Xil_SetTlbAttributes`

Table 144: **Xil\_SetTlbAttributes Arguments**

Name	Description
Addr	32-bit address for which the attributes need to be set.
attrib	Attributes for the specified memory region. xil_mmu.h contains commonly used memory attributes definitions which can be utilized for this function.

## Returns

## ***Xil\_EnableMMU***

### Prototype

```
void Xil_EnableMMU(void);
```

## Returns

## ***Xil\_DisableMMU***

**Note:**

### Prototype

```
void Xil_DisableMMU(void);
```

## Returns



# Arm Cortex-A53 32-bit Mode Time Functions

Table 145: Quick Function Reference

Type	Name	Arguments
void	<a href="#">XTime_SetTime</a>	XTime Xtime_Global
void	<a href="#">XTime_GetTime</a>	XTime * Xtime_Global

## Functions

### *XTime\_SetTime*

#### Prototype

```
void XTime_SetTime(XTime Xtime_Global);
```

#### Parameters

XTime\_SetTime

Table 146: XTime\_SetTime Arguments

Name	Description
Xtime_Global	64bit Value to be written to the Global Timer Counter Register. But since the function does not contain anything, the value is not used for anything.

#### Returns

### *XTime\_GetTime*

## Prototype

```
void XTime_GetTime(XTime *Xtime_Global);
```

## Parameters

XTime\_GetTime

Table 147: XTime\_GetTime Arguments

Name	Description
Xtime_Global	Pointer to the 64-bit location to be updated with the current value in physical timer counter.

## Returns

---

# Arm Cortex-A53 32-bit Processor Specific Include Files

# Arm Cortex-A53 64-bit Processor

	Memory Range	Definition in Translation Table
DDR	0x000000000 - 0x007FFFFFFF	Normal write-back Cacheable
PL	0x008000000 - 0x00BFFFFFFF	Strongly Ordered
QSPI, lower PCIe	0x00C000000 - 0x00EFFFFFFF	Strongly Ordere
Reserved	0x00F000000 - 0x00F7FFFFFF	Unassigned
STM Coresight	0x00F800000 - 0x00F8FFFFFF	Strongly Ordered
GIC	0x00F900000 - 0x00F91FFFFF	Strongly Ordered
Reserved	0x00F920000 - 0x00FCFFFFFF	Unassigned
FPS, LPS slaves	0x00FD00000 - 0x00FFBFFFFFF	Strongly Ordered
CSU, PMU	0x00FFC0000 - 0x00FFDFFFFFF	Strongly Ordered
TCM, OCM	0x00FFE0000 - 0x00FFFFFFF	Normal inner write-back cacheable
Reserved	0x010000000 - 0x03FFFFFFF	Unassigned
PL, PCIe	0x040000000 - 0x07FFFFFFF	Strongly Ordered
DDR	0x080000000 - 0x0FFFFFFF	Normal inner write-back cacheable
PL, PCIe	0x100000000 - 0xBFFFFFFF	Strongly Ordered
Reserved	0xC00000000 - 0xFFFFFFFF	Unassigned

**Note:**

# Arm Cortex-A53 64-bit Processor Cache Functions

Table 148: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_DCacheEnable</a>	void
void	<a href="#">Xil_DCacheDisable</a>	void
void	<a href="#">Xil_DCacheInvalidate</a>	void
void	<a href="#">Xil_DCacheInvalidateRange</a>	INTPTR adr INTPTR len
void	<a href="#">Xil_DCacheInvalidateLine</a>	INTPTR adr
void	<a href="#">Xil_DCacheFlush</a>	void
void	<a href="#">Xil_DCacheFlushLine</a>	INTPTR adr
void	<a href="#">Xil_ICacheEnable</a>	void
void	<a href="#">Xil_ICacheDisable</a>	void
void	<a href="#">Xil_ICacheInvalidate</a>	void
void	<a href="#">Xil_ICacheInvalidateRange</a>	INTPTR adr INTPTR len
void	<a href="#">Xil_ICacheInvalidateLine</a>	INTPTR adr
void	<a href="#">Xil_ConfigureL1Prefetch</a>	u8 num

## Functions

### ***Xil\_DCacheEnable***

#### **Prototype**

```
void Xil_DCacheEnable(void);
```

#### **Returns**

### ***Xil\_DCacheDisable***

#### **Prototype**

```
void Xil_DCacheDisable(void);
```

#### **Returns**

### ***Xil\_DCacheInvalidate***

**Note:**

#### **Prototype**

```
void Xil_DCacheInvalidate(void);
```

#### **Returns**

## ***Xil\_DCacheInvalidateRange***

**Note:**

### **Prototype**

```
void Xil_DCacheInvalidateRange(INTPTR adr, INTPTR len);
```

### **Parameters**

Xil\_DCacheInvalidateRange

*Table 149: Xil\_DCacheInvalidateRange Arguments*

Name	Description
adr	64bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

### **Returns**

## ***Xil\_DCacheInvalidateLine***

**Note:**

### **Prototype**

```
void Xil_DCacheInvalidateLine(INTPTR adr);
```

### **Parameters**

Xil\_DCacheInvalidateLine

Table 150: **Xil\_DCacheInvalidateLine** Arguments

Name	Description
adr	64bit address of the data to be flushed.

### Returns

## ***Xil\_DCacheFlush***

### Prototype

```
void Xil_DCacheFlush(void);
```

### Returns

## ***Xil\_DCacheFlushLine***

### Note:

### Prototype

```
void Xil_DCacheFlushLine(INTPTR adr);
```

### Parameters

`Xil_DCacheFlushLine`

Table 151: **Xil\_DCacheFlushLine** Arguments

Name	Description
adr	64bit address of the data to be flushed.

### Returns



## ***Xil\_ICacheEnable***

### **Prototype**

```
void Xil_ICacheEnable(void);
```

### **Returns**

## ***Xil\_ICacheDisable***

### **Prototype**

```
void Xil_ICacheDisable(void);
```

### **Returns**

## ***Xil\_ICacheInvalidate***

### **Prototype**

```
void Xil_ICacheInvalidate(void);
```

### **Returns**

## ***Xil\_ICacheInvalidateRange***

### **Prototype**

```
void Xil_ICacheInvalidateRange(INTPTR adr, INTPTR len);
```

## Parameters

`Xil_ICacheInvalidateRange`

Table 152: **Xil\_ICacheInvalidateRange Arguments**

Name	Description
adr	64bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

## Returns

## ***Xil\_ICacheInvalidateLine***

**Note:**

## Prototype

```
void Xil_ICacheInvalidateLine(INTPTR adr);
```

## Parameters

`Xil_ICacheInvalidateLine`

Table 153: **Xil\_ICacheInvalidateLine Arguments**

Name	Description
adr	64bit address of the instruction to be invalidated.

## Returns

## ***Xil\_ConfigureL1Prefetch***

**Note:**

## Prototype

```
void Xil_ConfigureL1Prefetch(u8 num);
```

## Parameters

`Xil_ConfigureL1Prefetch`

Table 154: `Xil_ConfigureL1Prefetch` Arguments

Name	Description
num	maximum number of outstanding data prefetches allowed, valid values are 0-7.

## Returns

# Arm Cortex-A53 64-bit Processor MMU Handling

**Note:**

Table 155: Quick Function Reference

Type	Name	Arguments
void	<a href="#">Xil_SetTlbAttributes</a>	UINTPTR Addr u64 attrib

## Functions

### ***Xil\_SetTlbAttributes***

**Note:**

**Prototype**

```
void Xil_SetTlbAttributes(UINTPTR Addr, u64 attrib);
```

**Parameters**

Xil\_SetTlbAttributes

*Table 156: Xil\_SetTlbAttributes Arguments*

Name	Description
Addr	64-bit address for which attributes are to be set.
attrib	Attribute for the specified memory region. xil_mmu.h contains commonly used memory attributes definitions which can be utilized for this function.

## Prototype

```
void XTime_SetTime(XTime Xtime_Global);
```

## Parameters

XTime\_SetTime

Table 158: XTime\_SetTime Arguments

Name	Description
Xtime_Global	64bit value to be written to the physical timer counter register. Since API does not do anything, the value is not utilized.

## Returns

## XTime\_GetTime

## Prototype

```
void XTime_GetTime(XTime *Xtime_Global);
```

## Parameters

XTime\_GetTime

Table 159: XTime\_GetTime Arguments

Name	Description
Xtime_Global	Pointer to the 64-bit location to be updated with the current value of physical timer counter register.

## Returns

# Arm Cortex-A53 64-bit Processor Specific Include Files



# Additional Resources and Legal Notices

---

## Xilinx Resources

---

## Documentation Navigator and Design Hubs

Help → Documentation and Tutorials

Start → All Programs → Xilinx Design Tools → DocNav

docnav

Design Hubs View

**Note:**

---

## Please Read: Important Legal Notices

### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

### **Copyright**