Digital Design Assignment 1


Name: Ahmed Nour

ID in sheet: 16


Q1)



-No Data--No Data-




Q3)



Note: the last test case has 1 in ignored carrier.

Q4)



4 -	Msgs					
	-No Data-	0	1	2	3	
	-No Data-	(1	2	4	8	

Q5)





```
Generate Simulate 🗂 🕨 🗓
1 module Nbit_ALU (in0, in1, opcode, out);
        parameter N1 = 4;
        input [N1 -1 :0] in0, in1;
        input [1:0] opcode;
        output reg [N1 -1 :0] out;
                  case (opcode)
                         2'b00: out = in0 + in1;
                           2'b01: out = in0 | in1;
                          2'b10: out = in0 - in1;
2'b11: out = in0 ^ in1;
        endmodule
    module sev_seg_dec (in0, enable, a, b, c, d, e, f, g);
parameter N2 = 4;
input [N2 -1 :0] in0;
input enable;
     output reg a, b, c, d, e, f, g;
  wire in1;
always @(*) begin
vif (enable) begin
           (a) begin

(casbe) (begin

(casbe) (ine)

4'h0: (a,b,c,d,e,f,g) = 7'b111110;

4'h1: (a,b,c,d,e,f,g) = 7'b1110000;

4'h2: (a,b,c,d,e,f,g) = 7'b1101001;

4'h3: (a,b,c,d,e,f,g) = 7'b110101;

4'h4: (a,b,c,d,e,f,g) = 7'b110101;

4'h5: (a,b,c,d,e,f,g) = 7'b1011011;

4'h6: (a,b,c,d,e,f,g) = 7'b111111;

4'h7: (a,b,c,d,e,f,g) = 7'b1110000;

4'h8: (a,b,c,d,e,f,g) = 7'b1111011;

4'h9: (a,b,c,d,e,f,g) = 7'b111011;

4'h8: (a,b,c,d,e,f,g) = 7'b111011;

4'h8: (a,b,c,d,e,f,g) = 7'b111011;

4'h8: (a,b,c,d,e,f,g) = 7'b1101101;

4'h1: (a,b,c,d,e,f,g) = 7'b1001110;

4'h1: (a,b,c,d,e,f,g) = 7'b1000111;

default: (a,b,c,d,e,f,g) = 7'b0000000;
endcase
    end else begin {a,b,c,d,e,f,g} = 7'b0000000; end
     module executor (Ain, Bin, opcode, enable, ALUout, a, b, c, d, e, f, g);
     parameter N = 4;
    input [N-1 :0] Ain, Bin;
input [1:0] opcode;
input enable;
    Nbit_ALU alu1 (Ain, Bin, opcode, ALUout); sev_seg_dec sdec1 (ALUout, enable, a, b, c, d, e, f, g);
```