Assignment_3

Name: Ahmed Nour

Sheet ID: 16

Email: ahmedmohamednoour@gmail.com

Q1)

Main Code:


```
1 module dff_en_pre(Q, E, D, clk, PRE);
2 input E, D, clk, PRE;
3 output reg Q;
4 always @(posedge clk or negedge PRE) begin
5    if (!PRE)
6        Q <= 1'b1;
7    else if (E)
8        Q <= D;
9 end
10 endmodule</pre>
```

```
vlib work
vlog q1.v q1_tb.v
vsim -voptargs=+acc work.dff_en_pre_tb
add wave *
run -all
f #quit -sim
```


Testbench code:


```
module dff_en_pre_tb();
   reg E_tb, D_tb, clk_tb, PRE_tb, Q_exp;
  wire Q_tb;
5 dff_en_pre DUT (Q_tb, E_tb, D_tb, clk_tb, PRE_tb);
7 initial begin
       clk_tb = 0;
       forever begin
          #10 clk_tb = ~clk_tb;
14 initial begin
           E_{tb} = 0;
           D_{tb} = 0;
          PRE_tb = 1;
           Q=xp = 0;
          PRE_tb = 0;
          PRE_tb = 1;
           if (Q_tb !== 1'b1) begin
               $display("ERROR: PRE failed! Expected Q=1 after PRE=0, Got Q=%b", Q_tb);
          repeat(100) begin
               @(negedge clk_tb);
               D_tb = $random;
               E_tb = $random;
               PRE_tb = 1;
          @(negedge clk_tb);
          PRE_tb = 0;
          @(negedge clk_tb);
          PRE_tb = 1;
          $display("Test completed");
45 always @(posedge clk_tb or negedge PRE_tb) begin
      if (!PRE_tb)
          Q_exp <= 1'b1;
       else if (E_tb)
          Q_exp <= D_tb;
51 always @(posedge clk_tb) begin
       #1 if (Q_tb !== Q_exp) begin
          $display("ERROR at D=%b E=%b PRE=%b | Expected Q=%b, Got Q=%b", D_tb, E_tb, PRE_tb, Q_exp, Q_tb);
```

```
# vsim -voptargs="+acc" work.dff_en_pre_tb
# Start time: 19:19:29 on Jul 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.dff_en_pre_tb(fast)
# Loading work.dff_en_pre(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# File in use by: nour Hostname: NOUR ProcessID: 17608
# Attempting to use alternate WLF file "./wlfte3a2jj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# Using alternate file: ./wlfte3a2jj
# Test completed
```



Linting:





TFF Golden model code:

```
module TFF(q,qbar, t, rstn, clk);
input t, rstn, clk;
output reg q;
output qbar;

assign qbar = ~q;

always @(posedge clk or negedge rstn) begin
if(!rstn)
q <= 0;
else begin
if(t)
q <= ~q;
end
end
endmodule</pre>
```

DFF Golden model code:

Main code:

```
module D_TFF(q ,qbar, d, rstn, clk);
       parameter FF_TYPE = "TFF";
       input d, rstn, clk;
       output reg q;
       output qbar;
       assign qbar = ~q;
       always @(posedge clk or negedge rstn) begin
11
           if(!rstn)
12
               q <= 0;
           else begin
15
               if(FF_TYPE == "DFF")begin
                   q <= d;
               end
               else begin
18
19
                   if(d)
                    q <= ~q;
21
               end
22
           end
23
       end
25 endmodule
```

TFF testbench:

```
module D_TFF_T_tb();
parameter FF_TYPE = "TFF";
reg d_tb, rstn_tb, clk_tb;
4 wire q_exp, qbar_exp, q_tb, qbar_tb;
      clk_tb = 0;
       forever begin
           #10 clk_tb = ~clk_tb;
12
13 D_TFF #(FF_TYPE) DUT(q_tb, qbar_tb, d_tb, rstn_tb, clk_tb);
15 TFF TFF_golden_model(q_exp, qbar_exp, d_tb, rstn_tb, clk_tb);
    d_tb = 0;
rstn_tb = 1;
      #10 rstn_tb = 0;
#10 rstn_tb = 1;
       repeat(100)begin
       @(posedge clk_tb);
           d_tb= $random;
       #10 rstn_tb = 1;
       $display("Test completed");
31 always @(posedge clk_tb or negedge rstn_tb) begin
     #1 if (q_tb !== q_exp || qbar_tb !== qbar_exp) begin
           $display("ERROR at D=%b reset=%b | Expected Q=%b and Q_bar=%b, Got Q=%b and Q_bar=%b",
           d_tb, rstn_tb, q_exp, qbar_exp, q_tb, qbar_tb);
```

TFF do file:

```
vlib work
vlog q2.v q2_GM_TFF.v q2_TFF_tb.v
vsim -voptargs=+acc work.D_TFF_T_tb
add wave *
run -all
#quit -sim
```

DFF testbench:

```
module D_TFF_D_tb();
parameter FF_TYPE = "DFF";
reg d_tb, rstn.tb, clk_tb;
wire q_exp, qbar_exp, q_tb, qbar_tb;


initial begin
clk_tb = 8;
forever begin
forever begi
```

DFF do file:

```
1 vlib work
2 vlog q2.v q2_GM_DFF.v q2_DFF_tb.v
3 vsim -voptargs=+acc work.D_TFF_D_tb
4 add wave *
5 run -all
6 #quit -sim
```


TFF simulation:

```
# vsim -voptargs="+acc" work.D_TFF_T_tb
# Start time: 20:09:55 on Jul 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.D_TFF_T_tb(fast)
# Loading work.D_TFF(fast)
# Loading work.TFF(fast)
# Test completed
```





DFF simulation

```
# vsim -voptargs="+acc" work.D_TFF_D_tb
# Start time: 20:24:51 on Jul 14,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.D_TFF_D_tb(fast)
# Loading work.D_TFF(fast)
# Loading work.DFF(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# File in use by: nour Hostname: NOUR ProcessID: 22192
# Attempting to use alternate WLF file "./wlftg49y55".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# Using alternate file: ./wlftg49y55
# Test completed
```





TFF lint:





DFF lint:





Main code:

```
1 module counter10 (Clk_div10_out, clk, Rst);
       input clk, Rst;
       output reg Clk_div10_out;
       reg [3:0] count;
       always @(posedge clk or posedge Rst) begin
            if (Rst) begin
                count <= 0;</pre>
                Clk_div10_out <= 0;</pre>
            end else begin
                if (count == 9) begin
                    count <= 0;</pre>
                    Clk_div10_out <= ~Clk_div10_out;</pre>
                end else begin
                    count <= count + 1;</pre>
                end
            end
       end
20 endmodule
```


```
vlib work
vlog q3.v q3_tb.v
vsim -voptargs=+acc work.counter10_tb
add wave *
run -all
#quit -sim
```


Testbench code:

```
1 module counter10_tb ();
       reg clk_tb;
       reg Rst_tb;
       wire Clk_div10_out_tb;
       counter10 DUT (Clk_div10_out_tb, clk_tb, Rst_tb);
       initial begin
           clk_tb = 0;
           forever #5 clk_tb = ~clk_tb;
11
       end
12
13
       initial begin
14
           Rst_tb = 1;
           #20;
           Rst tb = 0;
           #1000;
           $stop;
       end
20 endmodule
21
```



Lint:





Q4)

DFF code:

```
module DFF(q,qbar, d, rstn, clk);
input d, rstn, clk;
output reg q;
output qbar;

assign qbar = ~q;

always @(posedge clk or negedge rstn) begin
if(!rstn)
q <= 0;
else begin
q <= d;
end
end
end
end
end
end</pre>
```

Counter code:

```
1 module ripple_counter_4bit(out, clk, rstn);
2    input clk, rstn;
3    output [3:0] out;
4
5    wire qn0, qn1, qn2, qn3;
6    wire q0, q1, q2, q3;
7
8    DFF dff0 (q0, qn0, qn0, rstn, clk);
9    DFF dff1 (q1, qn1, qn1, rstn, q0);
10    DFF dff2 (q2, qn2, qn2, rstn, q1);
11    DFF dff3 (q3, qn3, qn3, rstn, q2);
12
13    assign out[3:0] = {qn3, qn2, qn1, qn0};
14
15 endmodule
```


Counter testbench code:

```
1 module ripple_counter_4bit_tb();
      reg clk_tb, rstn_tb;
      wire [3:0] out_tb;
       ripple_counter_4bit count0(out_tb, clk_tb, rstn_tb);
      initial begin
          clk_tb = 0;
          forever begin
              #5 clk_tb = ~clk_tb;
          end
       end
       initial begin
          rstn_tb = 0;
          #15 rstn_tb = 1;
          repeat(32)begin
           #10;
          end
          $finish;
       end
27 endmodule
```


```
vlib work
vlog q4_1.v q4_2.v q4_2_tb.v
vsim -voptargs=+acc work.ripple_counter_4bit_tb
add wave *
run -all
#quit -sim
```



Lint:



Schematic:



Register code:


```
module Parameterized_Shift_register(q, shiftout, sset, aset, data, sclr,
                                     aclr, enable, clock, shiftin, load);
    parameter LOAD_AVALUE = 1;
    parameter LOAD_SVALUE = 1;
    parameter SHIFT_DIRECTION = "LEFT";
    parameter SHIFT_WIDTH = 8;
    input sclr, aclr, enable, clock, shiftin, load, sset, aset;
    input [SHIFT_WIDTH-1:0] data;
    output reg [SHIFT_WIDTH-1:0] q;
    output reg shiftout;
    always @(posedge\ clock\ or\ posedge\ aclr\ or\ posedge\ aset) begin
       if({\sf aclr})begin
        else if (aset) begin
       else if(enable)begin
        if(sclr)begin
          q <= 0;
         else if (sset) begin
          q <= LOAD_SVALUE;
         end else begin
           if(!load)begin
               if(SHIFT_DIRECTION == "LEFT")begin
                 {shiftout, q} = {q[SHIFT_WIDTH-1:0], shiftin};
                else begin
                  {q, shiftout} = {shiftin, q[SHIFT_WIDTH-1:0]};
           else begin
                q <= data;
```

```
vlib work
vlog q5.v q5_tb.v
vsim -voptargs=+acc work.Parameterized_Shift_register_tb
add wave *
run -all
#quit -sim
```


Testbench code:

```
module Parameterized_Shift_register_tb();
   parameter LOAD_AVALUE_tb = 2;
   parameter LOAD_SVALUE_tb = 4;
parameter SHIFT_DIRECTION_tb = "LEFT";
   parameter SHIFT_WIDTH_tb = 8;
   reg sclr_tb, aclr_tb, enable_tb, clock_tb, shiftin_tb, load_tb, sset_tb, aset_tb;
   reg [SHIFT_WIDTH_tb-1:0] data_tb;
   wire [SHIFT_WIDTH_tb-1:0] q_tb;
   wire shiftout_tb;
   reg [SHIFT_WIDTH_tb-1:0] q_exp;
   reg shiftout_exp;
   Parameterized_Shift_register #(.LOAD_AVALUE(LOAD_AVALUE_tb), .LOAD_SVALUE(LOAD_SVALUE_tb),
                                    .SHIFT_DIRECTION(SHIFT_DIRECTION_tb), .SHIFT_WIDTH(SHIFT_WIDTH_tb))
   DUT (q_tb, shiftout_tb, sset_tb, aset_tb, data_tb, sclr_tb, aclr_tb, enable_tb, clock_tb, shiftin_tb, load_tb);
   initial begin
       clock_tb = 0;
       forever begin
            #5 clock_tb = ~clock_tb;
        {aclr_tb, aset_tb, sclr_tb, sset_tb, enable_tb, load_tb, shiftin_tb} = 0;
       data_tb = 0;
       aclr_tb = 1; aset_tb = 1;
       repeat(5)begin
            sset_tb = $random; data_tb = $random; sclr_tb = $random;
           enable_tb = $random; shiftin_tb = $random; load_tb = $random;
           q_{exp} = 0;
            @(negedge clock_tb);
            if (q_tb !== q_exp) begin
                $display("error in aclr");
            end
        aset_tb = 0;
       aclr_tb = 0; aset_tb = 1;
           sset_tb = $random; data_tb = $random; sclr_tb = $random;
           enable_tb = $random; shiftin_tb = $random; load_tb = $random;
           q_exp = LOAD_AVALUE_tb;
            @(negedge clock_tb);
            if (q_tb !== q_exp) begin
                $display("error in aset");
        aset_tb = 0; sclr_tb = 1; sset_tb = 1;
```


```
• • •
             repeat(5)begin
                  data_tb = $random; enable_tb = $random;
                  shiftin_tb = $random; load_tb = $random;
                  if(enable_tb)begin
                      @(posedge clock_tb);
                       q_{exp} = 0;
                       @(negedge clock_tb);
                       if (q_tb !== q_exp) begin
    $display("error in sclr");
             sclr_tb = 0; sset_tb = 1;
             repeat(5)begin
                 data_tb = $random; enable_tb = $random;
shiftin_tb = $random; load_tb = $random;
                  if (enable_tb) begin
                       @(posedge clock_tb);
                       q_exp = LOAD_SVALUE_tb;
                       @(negedge clock_tb);
                       if (q_tb !== q_exp) begin
                           $display("error in sset");
             sset_tb = 0; load_tb = 1; enable_tb = 1;
                  data_tb = $random; shiftin_tb = $random;
                  @(posedge clock_tb);
                  q_exp = data_tb;
                  @(negedge clock_tb);
if (q_tb !== q_exp) begin
    $display("error in load");
             load_tb = 0; enable_tb = 1;
repeat(5) begin
                  data_tb = q_tb; shiftin_tb = $random;
                  @(posedge clock_tb);
                  if (SHIFT_DIRECTION_tb == "LEFT") begin
                       q_exp = {q_tb[SHIFT_WIDTH_tb-2:0], shiftin_tb};
                       shiftout_exp = q_tb[SHIFT_WIDTH_tb-1];
                  else begin
                      q_exp = {shiftin_tb, q_tb[SHIFT_WIDTH_tb-1:1]};
shiftout_exp = q_tb[0];
                  @(negedge clock_tb);
if (q_tb !== q_exp || shiftout_tb !== shiftout_exp) begin
    $display("error in shift");
             $display("Test is completed");
             $finish;
```



Lint:



Schematic:




SLE code:


```
1 vlib work
2 vlog q6.v q6_tb.v
3 vsim -voptargs=+acc work.SLE_tb
4 add wave *
5 run -all
6 #quit -sim
```

Testbench code:

```
module SLE_tb ();
       reg D_tb, CLK_tb, EN_tb, ALn_tb, ADn_tb, SLn_tb, SD_tb, LAT_tb;
       wire Q_tb;
       SLE DUT(Q_tb, D_tb, CLK_tb, EN_tb, ALn_tb, ADn_tb, SLn_tb, SD_tb, LAT_tb);
       initial begin
          CLK_tb = 0;
          forever begin
              #5 CLK_tb = ~CLK_tb;
       initial begin
          D_tb = 0; EN_tb = 0; ALn_tb = 1; ADn_tb = 0; SLn_tb = 0; SD_tb = 0; LAT_tb = 0;
           #10;
           ALn_tb = 0;
           ADn_tb = $random;
           #10;
           ALn_tb = 1;
           #10;
          LAT_tb = 0;
          repeat(20)begin
           D_tb = $random; EN_tb = $random; SLn_tb = $random; SD_tb = $random;
            #10;
          LAT_tb = 1;
          repeat(20)begin
            D_tb = $random; EN_tb = $random; SLn_tb = $random; SD_tb = $random;
            #10;
           $finish;
40 endmodule
```



Lint:



Schematic:

