

Assignment_4_extra

Name: Ahmed Nour

Sheet ID: 16

Email: ahmedmohamednoour@gmail.com

Q1)

Verilog code:

a) RTL design:

```
1 module LFSR (out, clk, rst, set);
2     input clk, rst, set;
3     output reg [3:0] out;
4
5     always @(posedge clk or posedge rst or posedge set) begin
6         if (rst && set) begin
7             out <= 1;
8         end
9         else begin
10            out <= {out[2], out[1], out[0] ^ out[3], out[3]};
11        end
12    end
13
14
15 endmodule
```

b) Testbench code:


```
1 module LFSR_tb ();
2     reg clk_tb, rst_tb, set_tb;
3     wire [3:0] out_tb;
4     reg [3:0] out_exp;
5     integer i;
6
7     initial begin
8         clk_tb = 0;
9         forever begin
10             #1 clk_tb = ~clk_tb;
11         end
12     end
13
14     LFSR DUT (out_tb, clk_tb, rst_tb, set_tb);
15
16     initial begin
17         rst_tb = 1;
18         set_tb = 1;
19         out_exp = 1;
20         #2;
21         rst_tb = 0;
22         set_tb = 0;
23
24         for (i = 0; i < 16; i = i + 1) begin
25
26             case (i)
27                 0: out_exp = 4'b0001;
28                 1: out_exp = 4'b0010;
29                 2: out_exp = 4'b0100;
30                 3: out_exp = 4'b1000;
31                 4: out_exp = 4'b0011;
32                 5: out_exp = 4'b0110;
33                 6: out_exp = 4'b1100;
34                 7: out_exp = 4'b1011;
35                 8: out_exp = 4'b0101;
36                 9: out_exp = 4'b1010;
37                 10: out_exp = 4'b0111;
38                 11: out_exp = 4'b1110;
39                 12: out_exp = 4'b1111;
40                 13: out_exp = 4'b1101;
41                 14: out_exp = 4'b1001;
42                 15: out_exp = 4'b0001;
43             endcase
44
45             @(negedge clk_tb);
46             if(out_exp != out_tb)begin
47                 $display("error in index: %d , out exp: %d found out: %d", i, out_exp, out_tb);
48             end
49
50         end
51         $display("test complete");
52         $finish;
53     end
54
55 endmodule
```

Simulation Tool

a) Do file

```
1 vlib work
2 vlog q1.v q1_tb.v
3 vsim -voptargs==+acc work.LFSR_tb
4 add wave *
5 run -all
6 #quit -sim
```

b) Questasim



Q2)

Verilog code:

a) RTL design:

```
1 module Nbit_parameterized_Full_Half_adder (sum, cout, a, b, clk, rst, cin);
2     parameter WIDTH = 4;
3     parameter PIPELINE_ENABLE = 1;
4     parameter USE_FULL_ADDER = 1;
5
6     input [WIDTH - 1:0] a, b;
7     input clk, rst, cin;
8
9     output reg [WIDTH - 1:0] sum;
10    output reg cout;
11
12    always @(*) begin
13        if(PIPELINE_ENABLE == 0)begin
14            if (rst) begin
15                {cout, sum} = 0;
16            end
17            else begin
18                if(USE_FULL_ADDER == 1)begin
19                    {cout, sum} = a + b + cin;
20                end
21                else begin
22                    {cout, sum} = a + b;
23                end
24            end
25        end
26    end
27
28    always @(posedge clk) begin
29        if (PIPELINE_ENABLE == 1) begin
30            if (rst) begin
31                {cout, sum} <= 0;
32            end
33            else begin
34                if(USE_FULL_ADDER == 1)begin
35                    {cout, sum} <= a + b + cin;
36                end
37                else begin
38                    {cout, sum} <= a + b;
39                end
40            end
41        end
42    end
43
44
45 endmodule
```

Testbench 1:

```
1 module Nbit_parameterized_Full_Half_adder_tb ();
2     parameter WIDTH_tb = 4;
3     parameter PIPELINE_ENABLE_tb = 1;
4     parameter USE_FULL_ADDER_tb = 1;
5
6     reg [WIDTH_tb - 1:0] a_tb, b_tb;
7     reg clk_tb, rst_tb, cin_tb;
8
9     wire [WIDTH_tb - 1:0] sum_tb;
10    wire cout_tb;
11
12    reg [WIDTH_tb - 1:0] sum_exp;
13    reg cout_exp;
14
15    Nbit_parameterized_Full_Half_adder
16    #(.WIDTH(WIDTH_tb), .PIPELINE_ENABLE(PIPELINE_ENABLE_tb), .USE_FULL_ADDER(USE_FULL_ADDER_tb))
17    DUT (sum_tb, cout_tb, a_tb, b_tb, clk_tb, rst_tb, cin_tb);
18
19    initial begin
20        clk_tb=0;
21        forever begin
22            #1 clk_tb=~clk_tb;
23        end
24    end
25
26    initial begin
27        rst_tb = 1;
28        repeat(10)begin
29            a_tb= $random; b_tb= $random; cin_tb=$random;
30            {cout_exp, sum_exp} = 0;
31            @(negedge clk_tb);
32            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
33                $display("reset error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
34                    a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
35            end
36        end
37
38        rst_tb = 0;
39        repeat(50)begin
40
41            a_tb= $random; b_tb= $random; cin_tb=$random;
42            {cout_exp, sum_exp} = a_tb + b_tb + cin_tb;
43            @(negedge clk_tb);
44            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
45                $display("function error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
46                    a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
47            end
48        end
49        $display("test complete");
50        $finish;
51    end
52
53
54 endmodule
```

Simulation Tool for testbench 1:

a) Do file

```
1 vlib work
2 vlog q2.v q2_tb_1.v
3 vsim -voptargs="+acc" work.Nbit_parameterized_Full_Half_adder_tb
4 add wave *
5 run -all
6 #quit -sim
```

b) Questasim

```
# End time: 20:25:54 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.Nbit_parameterized_Full_Half_adder_tb
# Start time: 20:25:54 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Nbit_parameterized_Full_Half_adder_tb(fast)
# Loading work.Nbit_parameterized_Full_Half_adder(fast)
# test complete
# ** Note: $finish      : q2_tb_1.v(50)
# Time: 120 ns Iteration: 1 Instance: /Nbit_parameterized_Full_Half_adder_tb
```



Testbench 2:

```
1 module Nbit_parameterized_Full_Half_adder_tb2 ();
2     parameter WIDTH_tb = 4;
3     parameter PIPELINE_ENABLE_tb = 1;
4     parameter USE_FULL_ADDER_tb = 0;
5
6     reg [WIDTH_tb - 1:0] a_tb, b_tb;
7     reg clk_tb, rst_tb, cin_tb;
8
9     wire [WIDTH_tb - 1:0] sum_tb;
10    wire cout_tb;
11
12    reg [WIDTH_tb - 1:0] sum_exp;
13    reg cout_exp;
14
15    Nbit_parameterized_Full_Half_adder
16    #(.WIDTH(WIDTH_tb), .PIPELINE_ENABLE(PIPELINE_ENABLE_tb), .USE_FULL_ADDER(USE_FULL_ADDER_tb))
17    DUT (sum_tb, cout_tb, a_tb, b_tb, clk_tb, rst_tb, cin_tb);
18
19    initial begin
20        clk_tb=0;
21        forever begin
22            #1 clk_tb=~clk_tb;
23        end
24    end
25
26    initial begin
27        rst_tb = 1;
28        repeat(10)begin
29            a_tb= $random; b_tb= $random; cin_tb=$random;
30            {cout_exp, sum_exp} = 0;
31            @(negedge clk_tb);
32            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
33                $display("reset error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
34                    a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
35            end
36        end
37
38        rst_tb = 0;
39        repeat(50)begin
40
41            a_tb= $random; b_tb= $random; cin_tb=$random;
42            {cout_exp, sum_exp} = a_tb + b_tb;
43            @(negedge clk_tb);
44            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
45                $display("function error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
46                    a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
47            end
48        end
49        $display("test complete");
50        $finish;
51    end
52
53
54 endmodule
```


Simulation Tool for testbench 2:

a) Do file

```
1 vlib work
2 vlog q2.v q2_tb_2.v
3 vsim -voptargs="+acc" work.Nbit_parameterized_Full_Half_adder_tb2
4 add wave *
5 run -all
6 #quit -sim
```

b) Questasim

```
# Top level modules:
#   Nbit_parameterized_Full_Half_adder_tb2
# End time: 20:40:21 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.Nbit_parameterized_Full_Half_adder_tb2
# Start time: 20:40:21 on Jul 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Nbit_parameterized_Full_Half_adder_tb2(fast)
# Loading work.Nbit_parameterized_Full_Half_adder(fast)
# test complete
# ** Note: $finish      : q2_tb_2.v(50)
# Time: 120 ns Iteration: 1 Instance: /Nbit_parameterized_Full_Half_adder_tb2
```



Testbench 3:

```
1 module Nbit_parameterized_Full_Half_adder_tb3 ();
2     parameter WIDTH_tb = 4;
3     parameter PIPELINE_ENABLE_tb = 0;
4     parameter USE_FULL_ADDER_tb = 1;
5
6     reg [WIDTH_tb - 1:0] a_tb, b_tb;
7     reg clk_tb, rst_tb, cin_tb;
8
9     wire [WIDTH_tb - 1:0] sum_tb;
10    wire cout_tb;
11
12    reg [WIDTH_tb - 1:0] sum_exp;
13    reg cout_exp;
14
15    Nbit_parameterized_Full_Half_adder
16    #(.WIDTH(WIDTH_tb), .PIPELINE_ENABLE(PIPELINE_ENABLE_tb), .USE_FULL_ADDER(USE_FULL_ADDER_tb))
17    DUT (sum_tb, cout_tb, a_tb, b_tb, clk_tb, rst_tb, cin_tb);
18
19    initial begin
20        clk_tb=0;
21        forever begin
22            #1 clk_tb=~clk_tb;
23        end
24    end
25
26    initial begin
27        rst_tb = 1;
28        repeat(10)begin
29            a_tb= $random; b_tb= $random; cin_tb=$random;
30            {cout_exp, sum_exp} =0;
31            #1;
32            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
33                $display("reset error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
34                    a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
35            end
36        end
37    end
38
39    rst_tb = 0;
40    repeat(50)begin
41        a_tb= $random; b_tb= $random; cin_tb=$random;
42        {cout_exp, sum_exp} = a_tb + b_tb + cin_tb;
43        #1;
44        if(sum_exp != sum_tb || cout_exp != cout_tb)begin
45            $display("function error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
46                a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
47        end
48    end
49    end
50    $display("test complete");
51    $finish;
52 end
53
54
55 endmodule
```

Simulation Tool for testbench 3:

a) Do file

```
1 vlib work
2 vlog q2.v q2_tb_3.v
3 vsim -voptargs=+acc work.Nbit_parameterized_Full_Half_adder_tb3
4 add wave *
5 run -all
6 #quit -sim
```

b) Questasim

```
# Top level modules:
#       Nbit_parameterized_Full_Half_adder_tb3
# End time: 20:52:28 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.Nbit_parameterized_Full_Half_adder_tb3
# Start time: 20:52:28 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Nbit_parameterized_Full_Half_adder_tb3(fast)
# Loading work.Nbit_parameterized_Full_Half_adder(fast)
# test complete
# ** Note: $finish      : q2_tb_3.v(51)
#   Time: 60 ns  Iteration: 0  Instance: /Nbit_parameterized_Full_Half_adder_tb3
```



Testbench 4:

```
1 module Nbit_parameterized_Full_Half_adder_tb4 ();
2     parameter WIDTH_tb = 4;
3     parameter PIPELINE_ENABLE_tb = 0;
4     parameter USE_FULL_ADDER_tb = 0;
5
6     reg [WIDTH_tb - 1:0] a_tb, b_tb;
7     reg clk_tb, rst_tb, cin_tb;
8
9     wire [WIDTH_tb - 1:0] sum_tb;
10    wire cout_tb;
11
12    reg [WIDTH_tb - 1:0] sum_exp;
13    reg cout_exp;
14
15    Nbit_parameterized_Full_Half_adder
16    #(.WIDTH(WIDTH_tb), .PIPELINE_ENABLE(PIPELINE_ENABLE_tb), .USE_FULL_ADDER(USE_FULL_ADDER_tb))
17    DUT (sum_tb, cout_tb, a_tb, b_tb, clk_tb, rst_tb, cin_tb);
18
19    initial begin
20        clk_tb=0;
21        forever begin
22            #1 clk_tb=~clk_tb;
23        end
24    end
25
26    initial begin
27        rst_tb = 1;
28        repeat(10)begin
29            a_tb= $random; b_tb= $random; cin_tb=$random;
30            {cout_exp, sum_exp} = 0;
31            #1;
32            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
33                $display("reset error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
34                    a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
35            end
36        end
37    end
38
39    rst_tb = 0;
40    repeat(50)begin
41        a_tb= $random; b_tb= $random; cin_tb=$random;
42        {cout_exp, sum_exp} = a_tb + b_tb;
43        #1;
44        if(sum_exp != sum_tb || cout_exp != cout_tb)begin
45            $display("function error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
46                a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
47        end
48    end
49    end
50    $display("test complete");
51    $finish;
52 end
53
54
55 endmodule
```

Simulation Tool for testbench 4:

a) Do file

```
# Top level modules:
#       Nbit_parameterized_Full_Half_adder_tb4
# End time: 20:55:30 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.Nbit_parameterized_Full_Half_adder_tb4
# Start time: 20:55:30 on Jul 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.Nbit_parameterized_Full_Half_adder_tb4(fast)
# Loading work.Nbit_parameterized_Full_Half_adder(fast)
# test complete
# ** Note: $finish      : q2_tb_4.v(51)
#       Time: 60 ns   Iteration: 0   Instance: /Nbit_parameterized_Full_Half_adder_tb4
```

b) Questasim

```
# Top level modules:
#       Nbit_parameterized_Full_Half_adder_tb2
# End time: 20:40:21 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.Nbit_parameterized_Full_Half_adder_tb2
# Start time: 20:40:21 on Jul 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.Nbit_parameterized_Full_Half_adder_tb2(fast)
# Loading work.Nbit_parameterized_Full_Half_adder(fast)
# test complete
# ** Note: $finish      : q2_tb_2.v(50)
#       Time: 120 ns  Iteration: 1   Instance: /Nbit_parameterized_Full_Half_adder_tb2
```



Q3)

Verilog code:

a) RTL design:

```
1  module shift_register(PO, load_value, clk, rst, load);
2      parameter SHIFT_DIRECTION = "LEFT";
3      parameter SHIFT_AMOUNT = 1;
4
5      input clk, rst, load;
6      input [7:0] load_value;
7      output reg [7:0] PO;
8
9      always @(posedge clk or posedge rst) begin
10         if (rst) begin
11             PO <= 0;
12         end
13         else if (load) begin
14             PO <= load_value;
15         end
16         else begin
17             if (SHIFT_DIRECTION == "LEFT") begin
18                 PO <= PO << SHIFT_AMOUNT;
19             end
20             else begin
21                 PO <= PO >> SHIFT_AMOUNT;
22             end
23         end
24     end
25 endmodule
```

b) Testbench 1:

```
1 module shift_register_tb();
2     parameter SHIFT_DIRECTION_tb = "LEFT";
3     parameter SHIFT_AMOUNT_tb = 1;
4
5     reg clk_tb, rst_tb, load_tb;
6     reg [7:0] load_value_tb;
7     wire [7:0] PO_tb;
8
9     initial begin
10         clk_tb = 0;
11         forever begin
12             #1 clk_tb = ~clk_tb;
13         end
14     end
15
16     shift_register #(.SHIFT_DIRECTION(SHIFT_DIRECTION_tb), .SHIFT_AMOUNT(SHIFT_AMOUNT_tb))
17     DUT (PO_tb, load_value_tb, clk_tb, rst_tb, load_tb);
18
19     initial begin
20         $monitor("at clk: %d, reset state: %d, load state: %d, load val: %d, output: %d"
21             , clk_tb, rst_tb, load_tb, load_value_tb, PO_tb);
22
23         rst_tb = 1;
24         load_tb = 0;
25         load_value_tb = 0;
26         #5;
27
28         rst_tb = 0;
29         load_tb = 1;
30         repeat(10)begin
31             @(negedge clk_tb);
32             load_value_tb = $random;
33         end
34
35         load_tb = 0;
36         repeat(5)begin
37             @(negedge clk_tb);
38         end
39
40         load_tb = 1;
41         repeat(10)begin
42             @(negedge clk_tb);
43             load_value_tb = $random;
44         end
45
46         load_tb = 0;
47         repeat(5)begin
48             @(negedge clk_tb);
49         end
50
51         $finish;
52     end
53
54
55 endmodule
```


Simulation Tool

c) Do file 1

```
1 vlib work
2 vlog q3.v q3_tb.v
3 vsim -voptargs=+acc work.shift_register_tb
4 add wave *
5 run -all
6 #quit -sim
```

d) Questasim 1

```
# Using alternate file: ./wlib@btrn
# at clk1 0, reset state: 1, load state: 0, load val: 0, output: 0
# at clk1 1, reset state: 1, load state: 0, load val: 0, output: 0
# at clk1 0, reset state: 1, load state: 0, load val: 0, output: 0
# at clk1 1, reset state: 1, load state: 0, load val: 0, output: 0
# at clk1 0, reset state: 1, load state: 0, load val: 0, output: 0
# at clk1 1, reset state: 1, load state: 0, load val: 0, output: 0
# at clk1 0, reset state: 1, load state: 1, load val: 36, output: 0
# at clk1 1, reset state: 0, load state: 1, load val: 36, output: 36
# at clk1 0, reset state: 0, load state: 1, load val: 129, output: 36
# at clk1 1, reset state: 0, load state: 1, load val: 129, output: 129
# at clk1 0, reset state: 0, load state: 1, load val: 9, output: 129
# at clk1 1, reset state: 0, load state: 1, load val: 9, output: 9
# at clk1 0, reset state: 0, load state: 1, load val: 99, output: 9
# at clk1 1, reset state: 0, load state: 1, load val: 99, output: 99
# at clk1 0, reset state: 0, load state: 1, load val: 13, output: 99
# at clk1 1, reset state: 0, load state: 1, load val: 13, output: 13
# at clk1 0, reset state: 0, load state: 1, load val: 141, output: 13
# at clk1 1, reset state: 0, load state: 1, load val: 141, output: 141
# at clk1 0, reset state: 0, load state: 1, load val: 101, output: 141
# at clk1 1, reset state: 0, load state: 1, load val: 101, output: 101
# at clk1 0, reset state: 0, load state: 1, load val: 18, output: 101
# at clk1 1, reset state: 0, load state: 1, load val: 18, output: 18
# at clk1 0, reset state: 0, load state: 1, load val: 1, output: 18
# at clk1 1, reset state: 0, load state: 1, load val: 1, output: 1
# at clk1 0, reset state: 0, load state: 0, load val: 13, output: 1
# at clk1 1, reset state: 0, load state: 0, load val: 13, output: 2
# at clk1 0, reset state: 0, load state: 0, load val: 13, output: 2
# at clk1 1, reset state: 0, load state: 0, load val: 13, output: 4
# at clk1 0, reset state: 0, load state: 0, load val: 13, output: 4
# at clk1 1, reset state: 0, load state: 0, load val: 13, output: 8
# at clk1 0, reset state: 0, load state: 0, load val: 13, output: 8
# at clk1 1, reset state: 0, load state: 0, load val: 13, output: 16
# at clk1 0, reset state: 0, load state: 0, load val: 13, output: 16
# at clk1 1, reset state: 0, load state: 0, load val: 13, output: 32
# at clk1 0, reset state: 0, load state: 1, load val: 13, output: 32
# at clk1 1, reset state: 0, load state: 1, load val: 118, output: 13
# at clk1 0, reset state: 0, load state: 1, load val: 118, output: 118
# at clk1 1, reset state: 0, load state: 1, load val: 61, output: 118
# at clk1 0, reset state: 0, load state: 1, load val: 61, output: 61
# at clk1 1, reset state: 0, load state: 1, load val: 237, output: 61
# at clk1 0, reset state: 0, load state: 1, load val: 237, output: 237
# at clk1 1, reset state: 0, load state: 1, load val: 140, output: 237
# at clk1 0, reset state: 0, load state: 1, load val: 140, output: 140
# at clk1 1, reset state: 0, load state: 1, load val: 249, output: 140
# at clk1 0, reset state: 0, load state: 1, load val: 249, output: 249
# at clk1 1, reset state: 0, load state: 1, load val: 198, output: 249
# at clk1 0, reset state: 0, load state: 1, load val: 198, output: 198
# at clk1 1, reset state: 0, load state: 1, load val: 197, output: 198
# at clk1 0, reset state: 0, load state: 1, load val: 197, output: 197
# at clk1 1, reset state: 0, load state: 1, load val: 170, output: 197
# at clk1 0, reset state: 0, load state: 1, load val: 170, output: 170
# at clk1 1, reset state: 0, load state: 1, load val: 229, output: 170
# at clk1 0, reset state: 0, load state: 1, load val: 229, output: 229
# at clk1 1, reset state: 0, load state: 0, load val: 119, output: 229
# at clk1 0, reset state: 0, load state: 0, load val: 119, output: 202
# at clk1 1, reset state: 0, load state: 0, load val: 119, output: 202
# at clk1 0, reset state: 0, load state: 0, load val: 119, output: 148
# at clk1 1, reset state: 0, load state: 0, load val: 119, output: 40
# at clk1 0, reset state: 0, load state: 0, load val: 119, output: 40
# at clk1 1, reset state: 0, load state: 0, load val: 119, output: 80
```



e) Testbench 2:

```
1 module shift_register_tb_2();
2     parameter SHIFT_DIRECTION_tb = "RIGHT";
3     parameter SHIFT_AMOUNT_tb = 2;
4
5     reg clk_tb, rst_tb, load_tb;
6     reg [7:0] load_value_tb;
7     wire [7:0] PO_tb;
8
9     initial begin
10         clk_tb = 0;
11         forever begin
12             #1 clk_tb = ~clk_tb;
13         end
14     end
15
16     shift_register #(.SHIFT_DIRECTION(SHIFT_DIRECTION_tb), .SHIFT_AMOUNT(SHIFT_AMOUNT_tb))
17     DUT (PO_tb, load_value_tb, clk_tb, rst_tb, load_tb);
18
19     initial begin
20         $monitor("at clk: %d, reset state: %d, load state: %d, load val: %d, output: %d"
21             , clk_tb, rst_tb, load_tb, load_value_tb, PO_tb);
22
23         rst_tb = 1;
24         load_tb = 0;
25         load_value_tb = 0;
26         #5;
27
28         rst_tb = 0;
29         load_tb = 1;
30         repeat(10)begin
31             @(negedge clk_tb);
32             load_value_tb = $random;
33         end
34
35         load_tb = 0;
36         repeat(5)begin
37             @(negedge clk_tb);
38         end
39
40         load_tb = 1;
41         repeat(10)begin
42             @(negedge clk_tb);
43             load_value_tb = $random;
44         end
45
46         load_tb = 0;
47         repeat(5)begin
48             @(negedge clk_tb);
49         end
50
51         $finish;
52     end
53
54
55 endmodule
```


Simulation Tool

f) Do file 2

```
1 vlib work
2 vlog q3.v q3_tb_2.v
3 vsim -voptargs=+acc work.shift_register_tb_2
4 add wave *
5 run -all
6 #quit -sim
```

g) Questasim 2

