# Assignment\_4\_extra

\_\_\_\_\_

Name: Ahmed Nour

Sheet ID: 16

Email: ahmedmohamednoour@gmail.com

### **Q1**)

### Verilog code:

a) RTL design:

```
module LFSR (out, clk, rst, set);
input clk, rst, set;
output reg [3:0] out;

always @(posedge clk or posedge rst or posedge set) begin
if (rst && set) begin
out <= 1;
end
else begin
out <= {out[2], out[1], out[0] ^ out[3], out[3]};
end
end
end
end
send
end
end</pre>
```

#### b) Testbench code:

```
module LFSR_tb ();
       reg clk_tb, rst_tb, set_tb;
       wire [3:0] out_tb;
       reg [3:0] out_exp;
       integer i;
       initial begin
          clk_tb = 0;
           forever begin
              #1 clk_tb = ~clk_tb;
       LFSR DUT (out_tb, clk_tb, rst_tb, set_tb);
       initial begin
          rst_tb = 1;
           set_tb = 1;
           out_exp = 1;
          rst_tb = 0;
          set_tb = 0;
         for (i = 0; i < 16; i = i + 1) begin
               case (i)
                   0: out_exp = 4'b0001;
                   1: out_exp = 4'b0010;
                  2: out_exp = 4'b0100;
                  3: out_exp = 4'b1000;
                  4: out_exp = 4'b0011;
                  5: out_exp = 4'b0110;
                  6: out_exp = 4'b1100;
                  7: out_exp = 4'b1011;
                  8: out_exp = 4'b0101;
9: out_exp = 4'b1010;
                   10: out_exp = 4'b0111;
                   11: out_exp = 4'b1110;
                   12: out_exp = 4'b1111;
                  13: out_exp = 4'b1101;
                  14: out_exp = 4'b1001;
                   15: out_exp = 4'b0001;
               @(negedge clk_tb);
               if(out_exp != out_tb)begin
                   $display("error in index: %d , out exp: %d found out: %d", i, out_exp, out_tb);
           $display("test complete");
           $finish;
55 endmodule
```

#### **Simulation Tool**

# a) Do file

```
1 vlib work
2 vlog q1.v q1_tb.v
3 vsim -voptargs=+acc work.LFSR_tb
4 add wave *
5 run -all
6 #quit -sim
```



#### Verilog code:

#### a) RTL design:

```
• • •
   module Nbit_parameterized_Full_Half_adder (sum, cout, a, b, clk, rst, cin);
       parameter WIDTH = 4;
       parameter PIPELINE_ENABLE = 1;
       parameter USE_FULL_ADDER = 1;
       input [WIDTH - 1:0] a, b;
       input clk, rst, cin;
       output reg [WIDTH - 1:0] sum;
       output reg cout;
       always @(*) begin
           if(PIPELINE_ENABLE == 0)begin
               if (rst) begin
                    \{cout, sum\} = 0;
               else begin
                    if(USE\_FULL\_ADDER == 1)begin
                        \{cout, sum\} = a + b + cin;
                    end
                    else begin
                        \{cout, sum\} = a + b;
                   end
           end
       end
       always @(posedge clk) begin
           if (PIPELINE_ENABLE == 1) begin
               if (rst) begin
                    {cout, sum} <= 0;
               else begin
                    if(USE_FULL\_ADDER == 1)begin
                        {cout, sum} <= a + b+ cin;
                    end
                    else begin
                        {cout, sum} <= a + b;
                    end
           end
       end
45 endmodule
```

#### **Testbench 1:**

```
module Nbit_parameterized_Full_Half_adder_tb ();
   parameter WIDTH_tb = 4;
    parameter PIPELINE_ENABLE_tb = 1;
    parameter USE_FULL_ADDER_tb = 1;
   reg [WIDTH_tb - 1:0] a_tb, b_tb;
    reg clk_tb, rst_tb, cin_tb;
   wire [WIDTH_tb - 1:0] sum_tb;
   wire cout_tb;
    reg [WIDTH_tb - 1:0] sum_exp;
    reg cout_exp;
   Nbit_parameterized_Full_Half_adder
   #(.WIDTH(WIDTH_tb), .PIPELINE_ENABLE(PIPELINE_ENABLE_tb), .USE_FULL_ADDER(USE_FULL_ADDER_tb))
   DUT (sum_tb, cout_tb, a_tb, b_tb, clk_tb, rst_tb, cin_tb);
   initial begin
       clk_tb=0;
          #1 clk_tb=~clk_tb;
   initial begin
       rst_tb = 1;
       repeat(10)begin
           a_tb= $random; b_tb= $random; cin_tb=$random;
           {cout_exp, sum_exp} =0;
           @(negedge clk_tb);
           if(sum_exp != sum_tb || cout_exp != cout_tb)begin
                $display("reset error: a=%d b=%d cin=%d output: sum=%d cout=%d" Expected: sum=%d cout=%d",
                           a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
       rst_tb = 0;
       repeat(50)begin
           a_tb= $random; b_tb= $random; cin_tb =$random;
           {cout_exp, sum_exp} = a_tb + b_tb + cin_tb;
           @(negedge clk_tb);
            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
                $display("function error: a=%d b=%d cin=%d output: sum=%d cout=%d" Expected: sum=%d cout=%d",
                           a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
           end
       end
       $display("test complete");
```

#### **Simulation Tool for testbench 1:**

#### a) Do file

```
vlib work
vlog q2.v q2_tb_1.v
vsim -voptargs=+acc work.Nbit_parameterized_Full_Half_adder_tb
add wave *
run -all
#quit -sim
```

```
# End time: 20:25:54 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="4-aco" work.Nbit_parameterized_Full_Half_adder_tb
# Start time: 20:25:54 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
Loading work.Nbit_parameterized_Full_Half_adder_tb(fast)
# Loading work.Nbit_parameterized_Full_Half_adder(fast)
# test complete
# ** Note: &finish : q2_tb_l.v(50)
# Time: 120 ns Iteration: l Instance: /Nbit_parameterized_Full_Half_adder_tb
```



#### **Testbench 2:**

```
module Nbit_parameterized_Full_Half_adder_tb2 ();
   parameter WIDTH_tb = 4;
    parameter PIPELINE_ENABLE_tb = 1;
    parameter USE_FULL_ADDER_tb = 0;
   reg [WIDTH_tb - 1:0] a_tb, b_tb;
    reg clk_tb, rst_tb, cin_tb;
   wire [WIDTH_tb - 1:0] sum_tb;
   wire cout_tb;
    reg [WIDTH_tb - 1:0] sum_exp;
    reg cout_exp;
   Nbit_parameterized_Full_Half_adder
   #(.WIDTH(WIDTH_tb), .PIPELINE_ENABLE(PIPELINE_ENABLE_tb), .USE_FULL_ADDER(USE_FULL_ADDER_tb))
   DUT (sum_tb, cout_tb, a_tb, b_tb, clk_tb, rst_tb, cin_tb);
   initial begin
       clk_tb=0;
          #1 clk_tb=~clk_tb;
   initial begin
       rst_tb = 1;
       repeat(10)begin
           a_tb= $random; b_tb= $random; cin_tb=$random;
           {cout_exp, sum_exp} =0;
           @(negedge clk_tb);
           if(sum_exp != sum_tb || cout_exp != cout_tb)begin
                 $display("reset error: a=%d b=%d cin=%d output: sum=%d cout=%d" Expected: sum=%d cout=%d",
                            a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
       rst_tb = 0;
       repeat(50)begin
           a_tb= $random; b_tb= $random; cin_tb =$random;
           {cout_exp, sum_exp} = a_tb + b_tb;
@(negedge clk_tb);
            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
                 $display("function error: a=%d b=%d cin=%d output: sum=%d cout=%d" Expected: sum=%d cout=%d",
                            a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
           end
       end
       $display("test complete");
```

#### **Simulation Tool for testbench 2:**

# a) Do file

```
vlib work
vlog q2.v q2_tb_2.v
vsim -voptargs=+acc work.Nbit_parameterized_Full_Half_adder_tb2
add wave *
run -all
#quit -sim
```

```
| Top level modules:
| Moit_parameterized_Full_Half_adder_tb2
| End time: 20:40:21 on Jul 24,2025, Elapsed time: 0:00:00
| Errors: 0, Warnings: 0
| vois -voptargs="+sco" work.Nbit_parameterized_Full_Half_adder_tb2
| vois -voptargs="+sco" work.Nbit_parameterized_Full_Half_adder_tb2
| Start time: 20:40:21 on Jul 24,2025
| ** Note: (vois-8009) Loading existing optimized design_opti
| Loading work.Nbit_parameterized_Full_Half_adder_tb2(fast)
| Loading work.Nbit_parameterized_Full_Half_adder_fast)
| Est complete | Vois -Vois -V
```



#### **Testbench 3:**


```
module Nbit_parameterized_Full_Half_adder_tb3 ();
    parameter WIDTH_tb = 4;
    parameter PIPELINE_ENABLE_tb = 0;
    parameter USE_FULL_ADDER_tb = 1;
    reg [WIDTH_tb - 1:0] a_tb, b_tb;
    reg clk_tb, rst_tb, cin_tb;
    wire [WIDTH_tb - 1:0] sum_tb;
    wire cout_tb;
    reg [WIDTH_tb - 1:0] sum_exp;
    reg cout_exp;
    Nbit_parameterized_Full_Half_adder
    #(.WIDTH(WIDTH_tb), .PIPELINE_ENABLE(PIPELINE_ENABLE_tb), .USE_FULL_ADDER(USE_FULL_ADDER_tb))
    DUT (sum_tb, cout_tb, a_tb, b_tb, clk_tb, rst_tb, cin_tb);
    initial begin
        clk_tb=0;
          #1 clk_tb=~clk_tb;
    initial begin
        rst_tb = 1;
        repeat(10)begin
            a_tb= $random; b_tb= $random; cin_tb=$random;
            {cout_exp, sum_exp} =0;
            #1:
            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
                 $dispLay("reset error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
                            a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
        rst tb = 0;
        repeat(50)begin
           a_tb= $random; b_tb= $random; cin_tb =$random;
            {cout_exp, sum_exp} = a_tb + b_tb + cin_tb;
            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
                 $dispLay("function error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
                            a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
            end
        $display("test complete");
        $finish;
endmodule
```

#### **Simulation Tool for testbench 3:**

#### a) Do file

```
vlib work
vlog q2.v q2_tb_3.v
vsim -voptargs=+acc work.Nbit_parameterized_Full_Half_adder_tb3
add wave *
run -all
#quit -sim
```

```
# Top level modules:
# Nbit parameterized Full Half_adder_tb3
# End time: 20:52:28 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.Nbit_parameterized_Full_Half_adder_tb3
# Start time: 20:52:28 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Nbit_parameterized_Full_Half_adder_tb3(fast)
# Loading work.Nbit_parameterized_Full_Half_adder(fast)
# test complete
# ** Note: {finish : q2_tb_3.v(51)
# Time: 60 ns Iteration: 0 Instance: /Nbit_parameterized_Full_Half_adder_tb3
```



#### **Testbench 4:**

```
module Nbit_parameterized_Full_Half_adder_tb4 ();
    parameter WIDTH_tb = 4;
    parameter PIPELINE_ENABLE_tb = 0;
    parameter USE_FULL_ADDER_tb = 0;
    reg [WIDTH_tb - 1:0] a_tb, b_tb;
    reg clk_tb, rst_tb, cin_tb;
    wire [WIDTH_tb - 1:0] sum_tb;
    wire cout_tb;
    reg [WIDTH_tb - 1:0] sum_exp;
    reg cout_exp;
    Nbit_parameterized_Full_Half_adder
    #(.WIDTH(WIDTH_tb), .PIPELINE_ENABLE(PIPELINE_ENABLE_tb), .USE_FULL_ADDER(USE_FULL_ADDER_tb))
    DUT (sum_tb, cout_tb, a_tb, b_tb, clk_tb, rst_tb, cin_tb);
    initial begin
        clk_tb=0;
           #1 clk_tb=~clk_tb;
    initial begin
        rst_tb = 1;
        repeat(10)begin
            a_tb= $random; b_tb= $random; cin_tb=$random;
            {cout_exp, sum_exp} =0;
            #1:
            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
                 $dispLay("reset error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
                            a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
        rst tb = 0;
        repeat(50)begin
            a_tb= $random; b_tb= $random; cin_tb =$random;
            {cout_exp, sum_exp} = a_tb + b_tb;
            if(sum_exp != sum_tb || cout_exp != cout_tb)begin
                 $dispLay("function error: a=%d b=%d cin=%d output: sum=%d cout=%d Expected: sum=%d cout=%d",
                            a_tb, b_tb, cin_tb, sum_tb, cout_tb, sum_exp, cout_exp);
            end
        $display("test complete");
        $finish;
endmodule
```

#### **Simulation Tool for testbench 4:**

#### a) Do file

```
# Top level modules:

# Nbit_parameterized_Full_Half_adder_tb4

# End time: 20:55:30 on Jul 24,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -voptargs="+acc" work.Nbit_parameterized_Full_Half_adder_tb4

# Start time: 20:55:30 on Jul 24,2025

# ** Note: (vsim-3812) Design is being optimized...

# Loading work.Nbit_parameterized_Full_Half_adder_tb4(fast)

# Loading work.Nbit_parameterized_Full_Half_adder(fast)

# test complete

# ** Note: $finish : q2_tb_4.v(51)

# Time: 60 ns Iteration: 0 Instance: /Nbit_parameterized_Full_Half_adder_tb4
```

```
| Top level modules:
| Nbit parameterized_Pull_Half_adder_tb2|
| End time: 20:40:21 on Jul 24,2025, Elapsed time: 0:00:00
| Errors: 0, Warnings:
| Vsin --voptargs="face" work.Nbit_parameterized_Full_Half_adder_tb2|
| Start time: 20:40:21 on Jul 24,2025|
| ** Note: (vsin=8009) loading existing optimized design_optl|
| Loading work.Nbit_parameterized_Full_Half_adder_tb2(fast)|
| Time: 120 ns Iteration: 1 Instance: /Nbit_parameterized_Full_Half_adder_tb2(finest)|
| Time: 120 ns Iteration: 1 Instance: /Nbit_parameterized_Full_Half_adder_tb2(finest)|
```



# Verilog code:

### a) RTL design:

```
module shift register(PO, load value, clk, rst, load);
       parameter SHIFT_DIRECTION = "LEFT";
       parameter SHIFT_AMOUNT = 1;
       input clk, rst, load;
       input [7:0] load_value;
       output reg [7:0] PO;
       always @(posedge clk or posedge rst) begin
           if (rst) begin
               PO <= 0;
11
12
           end
13
           else if (load) begin
               PO <= load value;
           end
           else begin
               if (SHIFT_DIRECTION == "LEFT") begin
                   PO <= PO << SHIFT_AMOUNT;
19
               end
               else begin
                   PO <= PO >> SHIFT_AMOUNT;
21
22
               end
23
           end
       end
25 endmodule
```

#### b) Testbench 1:

```
module shift_register_tb();
       parameter SHIFT_DIRECTION_tb = "LEFT";
       parameter SHIFT_AMOUNT_tb = 1;
       reg clk_tb, rst_tb, load_tb;
       reg [7:0] load_value_tb;
       wire [7:0] PO_tb;
       initial begin
           clk_tb = 0;
           forever begin
               #1 clk_tb = ~clk_tb;
       shift\_register \ \#(.SHIFT\_DIRECTION(SHIFT\_DIRECTION\_tb), \ .SHIFT\_AMOUNT(SHIFT\_AMOUNT\_tb))
       DUT (PO_tb, load_value_tb, clk_tb, rst_tb, load_tb);
       initial begin
           $monitor("at clk: %d, reset state: %d, load state: %d, load val: %d, output: %d"
                   , clk_tb, rst_tb, load_tb, load_value_tb, PO_tb);
           rst_tb = 1;
           load_tb = 0;
           load_value_tb = 0;
           rst_tb = 0;
           load_tb = 1;
           repeat(10)begin
               @(negedge clk_tb);
               load_value_tb = $random;
           load_tb = 0;
           repeat(5)begin
               @(negedge clk_tb);
           load_tb = 1;
           repeat(10)begin
               @(negedge clk_tb);
               load_value_tb = $random;
           load_tb = 0;
           repeat(5)begin
               @(negedge clk_tb);
           $finish;
55 endmodule
```

#### **Simulation Tool**

### c) Do file 1

```
vlib work
vlog q3.v q3_tb.v
vsim -voptargs=+acc work.shift_register_tb
add wave *
run -all
#quit -sim
```

```
The collection of the collecti
```

#### e) Testbench 2:

```
module shift_register_tb_2();
       parameter SHIFT_DIRECTION_tb = "RIGHT";
       parameter SHIFT_AMOUNT_tb = 2;
       reg clk_tb, rst_tb, load_tb;
       reg [7:0] load_value_tb;
       wire [7:0] PO_tb;
       initial begin
           clk_tb = 0;
           forever begin
               #1 clk_tb = ~clk_tb;
           end
       end
       shift_register #(.SHIFT_DIRECTION(SHIFT_DIRECTION_tb), .SHIFT_AMOUNT(SHIFT_AMOUNT_tb))
       DUT (PO_tb, load_value_tb, clk_tb, rst_tb, load_tb);
       initial begin
           $monitor("at clk: %d, reset state: %d, load state: %d, load val: %d, output: %d"
                   , clk_tb, rst_tb, load_tb, load_value_tb, PO_tb);
           rst_tb = 1;
           load_tb = 0;
           load_value_tb = 0;
           rst_tb = 0;
           load_tb = 1;
           repeat(10)begin
               @(negedge clk_tb);
               load_value_tb = $random;
           load_tb = 0;
           repeat(5)begin
               @(negedge clk_tb);
           load_tb = 1;
           repeat(10)begin
               @(negedge clk_tb);
               load_value_tb = $random;
           load_tb = 0;
           repeat(5)begin
               @(negedge clk_tb);
           $finish;
55 endmodule
```

#### **Simulation Tool**

## f) Do file 2

```
vlib work
vlog q3.v q3_tb_2.v
vsim -voptargs=+acc work.shift_register_tb_2
add wave *
run -all
#quit -sim
```

