Assignment_2

Name: Ahmed Nour

Sheet ID: 16

Email: ahmedmohamednoour@gmail.com

Q1)

Main Code for ALU:

```
module Nbit_ALU(out , in0 , in1);
parameter N_width = 4;
parameter OPCODE = 0;
input [N_width-1:0] in0 , in1;
output [N_width-1:0] out;

assign out = (OPCODE == 0)? in0+in1 : (OPCODE == 1)? in0|in1 : (OPCODE == 2)? in0-in1 : in0^in1;
endmodule
```

Testbench:

```
1 module Nbit_ALU_tb_randomized_add();
2 parameter N_width_tb = 4;
3 parameter OPCODE tb = 0;
5 reg [N_width_tb-1:0] in0_tb , in1_tb , out_exp;
6 wire [N_width_tb-1:0] out_tb;
8 Nbit_ALU #(.N_width(N_width_tb), .OPCODE(OPCODE_tb)) DUT (out_tb , in0_tb , in1_tb);
11 integer i;
12 initial begin
13 for(i=0; i<999; i=i+1)begin</pre>
     in0_tb= $random;
     in1_tb= $random;
     out_exp= in0_tb + in1_tb;
      #10;
     if(out_tb != out_exp)begin
          $display("error-ALU in addition");
      end
21 end
$display("No errors found in addition");
25 endmodule
```

```
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint \
sim:/Nbit_ALU_tb_randomized_add/i \
sim:/Nbit_ALU_tb_randomized_add/in0_tb \
sim:/Nbit_ALU_tb_randomized_add/in1_tb \
sim:/Nbit_ALU_tb_randomized_add/out_exp \
sim:/Nbit_ALU_tb_randomized_add/out_tb
VSIM 28> run -all
# No errors found in addition
```

```
1 module Nbit_ALU_tb_randomized_or();
2 parameter N_width_tb = 4;
   parameter OPCODE_tb = 1;
5 reg [N_width_tb-1:0] in0_tb , in1_tb , out_exp;
6 wire [N_width_tb-1:0] out_tb;
8 Nbit_ALU #(.N_width(N_width_tb), .OPCODE(OPCODE_tb)) DUT (out_tb , in0_tb , in1_tb);
11 integer i;
12 initial begin
13 for(i=0; i<999; i=i+1)begin</pre>
in0_tb= $random;
in1_tb= $random;
     out_exp= in0_tb | in1_tb;
      #10;
      if(out_tb != out_exp)begin
     $display("error-ALU in OR");
end
$display("No errors found in OR");
23 end
25 endmodule
```

```
# Loading work.Nbit_ALU_tb_randomized_or(fast)
# Loading work.Nbit_ALU(fast)
VSIM 48> run
run
VSIM 49> run -all
# No errors found in OR
```



```
1 module Nbit_ALU_tb_randomized_sub();
parameter N_width_tb = 4;
  parameter OPCODE_tb = 2;
5 reg [N_width_tb-1:0] in0_tb , in1_tb , out_exp;
6 wire [N_width_tb-1:0] out_tb;
8 Nbit_ALU #(.N_width(N_width_tb), .OPCODE(OPCODE_tb)) DUT (out_tb , in0_tb , in1_tb);
11 integer i;
12 initial begin
13 for(i=0; i<999; i=i+1)begin
    in0_tb= $random;
     in1_tb= $random;
     out_exp= in0_tb - in1_tb;
     #10;
     if(out_tb != out_exp)begin
       $display("error-ALU in subtraction");
    end
21 end
$display("No errors found in Subtraction");
23 end
25 endmodule
```


```
add wave -position insertpoint \
sim:/Nbit_ALU_tb_randomized_sub/i \
sim:/Nbit_ALU_tb_randomized_sub/in0_tb \
sim:/Nbit_ALU_tb_randomized_sub/in1_tb \
sim:/Nbit_ALU_tb_randomized_sub/out_exp \
sim:/Nbit_ALU_tb_randomized_sub/out_tb
VSIM 54> run -all
# No errors found in Subtraction
```

```
1 module Nbit_ALU_tb_randomized_xor();
  parameter N_width_tb = 4;
  parameter OPCODE_tb = 3;
5 reg [N_width_tb-1:0] in0_tb , in1_tb , out_exp;
6 wire [N_width_tb-1:0] out_tb;
8 Nbit_ALU #(.N_width(N_width_tb), .OPCODE(OPCODE_tb)) DUT (out_tb , in0_tb , in1_tb);
11 integer i;
12 initial begin
13 for(i=0; i<999; i=i+1)begin
    in0_tb= $random;
     in1_tb= $random;
     out_exp= in0_tb ^ in1_tb;
     #10;
     if(out_tb != out_exp)begin
       $display("error-ALU in XOR");
21 end
$display("No errors found in XOR");
23 end
25 endmodule
```


```
# Loading work.Nbit_ALU_tb_randomized_xor(fast)
# Loading work.Nbit_ALU(fast)
add wave -position insertpoint \
sim:/Nbit_ALU_tb_randomized_xor/i \
sim:/Nbit_ALU_tb_randomized_xor/in0_tb \
sim:/Nbit_ALU_tb_randomized_xor/inl_tb \
sim:/Nbit_ALU_tb_randomized_xor/out_exp \
sim:/Nbit_ALU_tb_randomized_xor/out_tb
VSIM 58> run -all
# No errors found in XOR
```

1) synthesized schematics of the design with OPCODE = 0


(1) N. A, OPCODE = D




2) synthesized schematics of the design with OPCODE = 1



3) synthesized schematics of the design with OPCODE = 2



4) synthesized schematics of the design with OPCODE = 3



Q2)

Code:

```
module Nbit_ALU(out, clk, rst, outalu , in0 , in1);
parameter N_width = 4;
parameter OPCODE = 0;

input [N_width-1:0] in0 , in1;
input clk , rst;
output [N_width-1:0] outalu;
output reg [N_width-1:0] out;

assign outalu = (OPCODE == 0)? in0+in1 : (OPCODE == 1)? in0|in1 : (OPCODE == 2)? in0-in1 : in0^in1;

always @(posedge clk)begin
if (rst)
out <= 0;
else
out <= outalu;
red
end
endmodule</pre>
```

Simulation:


OPCODE = 0:

\$1 •	Msgs									
/Nbit_ALU/clk	-No Data-									
/Nbit_ALU/in0	-No Data-	1000								
■ /Nbit_ALU/in1	-No Data-	(0100								
/Nbit_ALU/rst	-No Data-									
	-No Data-	1100								
	-No Data-	1100			0000				1100	


OPCODE = 1:

≨	Msgs							
<pre>/Nbit_ALU/clk</pre>	-No Data-							
■ /Nbit_ALU/in0	-No Data-	1100						
■ /Nbit_ALU/in1	-No Data-	(0000	1010					
/Nbit_ALU/rst	-No Data-							
■ /Nbit_ALU/outalu	-No Data-	1100	1110					
/Nbit_ALU/out	-No Data-	1100		1110	0000		1110	

OPCODE = 2:




OPCODE = 3:




1) synthesized schematics of the design with OPCODE = 0

(r) N: A , OPCODE = D




2) synthesized schematics of the design with OPCODE = 1

b) N= 4, OPCODE: 1




3) synthesized schematics of the design with OPCODE = 2

C) W=4, OP (OD 6:2



4) synthesized schematics of the design with OPCODE = 3


D. N.A, UNCODE = 3



Q3)

Code:


```
1 module Dlatch(q, clr, d, g);
2    input clr, d, g;
3    output reg q;
4    always @(negedge clr) begin
5    if(g)
6        q <=d;
7    end
8
9
10 endmodule</pre>
```



Q4)

Code:

```
module Dlatsc(q, data, aset, aclr, gate);
       parameter LAT_WIDTH =4;
       input aset, aclr, gate;
       input [LAT_WIDTH-1:0] data;
       output reg [LAT_WIDTH-1:0] q;
       always @(posedge gate or posedge aset or posedge aclr) begin
           if(aset)begin
               q \leftarrow (q \mid \sim q);
           end
           if(aclr)begin
               q <= 0;
           end
           if(!aset && !aclr) begin
               q <= data;
           end
       end
22 endmodule
```




Q5)

a)

Code:


```
module TFF(q ,qbar, t, rstn, clk);
       input t, rstn, clk;
       output reg q;
       output qbar;
       assign qbar = ~q;
       always @(posedge clk or negedge rstn) begin
           if(!rstn)
               q <= 0;
           else begin
               if(t)
12
                   q <= ~q;
14
           end
15
       end
16 endmodule
```



b)

Code:

```
module DFF(q ,qbar, d, rstn, clk);
       input d, rstn, clk;
       output reg q;
       output qbar;
       assign qbar = ~q;
       always @(posedge clk or negedge rstn) begin
           if(!rstn)
               q <= 0;
           else begin
11
12
               q \le d;
           end
14
       end
15
16 endmodule
```



c)

Code:

```
module D_TFF(q ,qbar, d, rstn, clk);
       parameter FF_TYPE = "DFF";
       input d, rstn, clk;
       output reg q;
       output qbar;
       assign qbar = ~q;
       always @(posedge clk or negedge rstn) begin
          if(!rstn)
          else begin
              if(FF_TYPE == "DFF")begin
                  q <= d;
              else begin
                  if(d)
                   q <= ~q;
              end
           end
       end
25 endmodule
```

Simulation:

 $FF_TYPE = "DFF"$



FF TYPE = "TFF"

\$ 1 →	Msgs											
/D_TFF/FF_TYPE	-No Data-	544646										
<pre>/D_TFF/dk</pre>	-No Data-			\Box	\Box		\Box			\Box	\Box	\Box
4 /D_TFF/d	-No Data-											
	-No Data-											
/D_TFF/q	-No Data-											
4 /D_TFF/qbar	-No Data-											