

Assignment_3

Name: Ahmed Nour

Sheet ID: 16

Email: ahmedmohamednoour@gmail.com

Q1)

Main Code:

```
1 module dff_en_pre(Q, E, D, clk, PRE);
2 input E, D, clk, PRE;
3 output reg Q;
4 always @(posedge clk or negedge PRE) begin
5     if (!PRE)
6         Q <= 1'b1;
7     else if (E)
8         Q <= D;
9 end
10 endmodule
```

Do file:


```
1 vlib work
2 vlog q1.v q1_tb.v
3 vsim -voptargs=+acc work.dff_en_pre_tb
4 add wave *
5 run -all
6 #quit -sim
```

Testbench code:

```
1 module dff_en_pre_tb();
2   reg E_tb, D_tb, clk_tb, PRE_tb, Q_exp;
3   wire Q_tb;
4
5   dff_en_pre DUT (Q_tb, E_tb, D_tb, clk_tb, PRE_tb);
6
7   initial begin
8     clk_tb = 0;
9     forever begin
10       #10 clk_tb = ~clk_tb;
11     end
12   end
13
14   initial begin
15     E_tb = 0;
16     D_tb = 0;
17     PRE_tb = 1;
18     Q_exp = 0;
19     #5;
20     PRE_tb = 0;
21     #5;
22     PRE_tb = 1;
23     #5;
24
25     if (Q_tb !== 1'b1) begin
26       $display("ERROR: PRE failed! Expected Q=1 after PRE=0, Got Q=%b", Q_tb);
27       $stop;
28     end
29
30     repeat(100) begin
31       @(negedge clk_tb);
32       D_tb = $random;
33       E_tb = $random;
34       PRE_tb = 1;
35     end
36
37     @(negedge clk_tb);
38     PRE_tb = 0;
39     @(negedge clk_tb);
40     PRE_tb = 1;
41
42     #20;
43     $display("Test completed");
44   end
45   always @(posedge clk_tb or negedge PRE_tb) begin
46     if (!PRE_tb)
47       Q_exp <= 1'b1;
48     else if (E_tb)
49       Q_exp <= D_tb;
50   end
51   always @(posedge clk_tb) begin
52     #1 if (Q_tb !== Q_exp) begin
53       $display("ERROR at D=%b E=%b PRE=%b | Expected Q=%b, Got Q=%b", D_tb, E_tb, PRE_tb, Q_exp, Q_tb);
54       $stop;
55     end
56   end
57 endmodule
```

Simulation:

```
# vsim -voptargs="+acc" work.dff_en_pre_tb
# Start time: 19:19:29 on Jul 14, 2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.dff_en_pre_tb(fast)
# Loading work.dff_en_pre(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nour   Hostname: NOUR   ProcessID: 17608
#           Attempting to use alternate WLF file ".\wlfte3a2jj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: .\wlfte3a2jj
# Test completed
```



Linting:

Questa Lint 2021.11 (C:\Digital-Design\Ass\Ass3\Q1\Lint\lint.db)

File Edit View Source Window Help

Details (Wrap)

Check : multi_ports_in_single_line
Module : dff_en_pre
Reference : D:/other/Courses/Kareem_waseem_Digital-Design/Ass\Ass3\Q1\Verilog_code/q1.v.2
Message : Multiple ports are declared in one line. Module dff_en_pre, file D:/other/Courses/Kareem_waseem_Digital-Design/Ass\Ass3\Q1\Verilog_code/q1.v, Line 2.
Status : uninspected
Owner : unassigned

```
1 module dff_en_pre(Q, E, D, clk, PRE);
2   input E, D, clk, PRE;
3   output reg Q;
4   always @(posedge clk or negedge PRE) begin
5     if (!PRE)
6       Q <= 1'b1;
7     else if (E)
8       Q <= D;
9   end
10 endmodule
```

Lint Summary

Name	Count
Resolved(verified, fl...	1
Info	1
multi_ports_in...	1

Flow Navigator Design Details (Wrap) Lint Summary Schematic 1


Lint Checks

Filter: Type here

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
----------	--------	-------	-------	---------	--------	----------	-------	-------	-----------------

Transcript Message Viewer Lint Checks Design Metrics Design Information Status History Lint Dashboard

...Kareem_waseem_Digital-Design\Ass\Ass3\Q1\Verilog_code/q1.v [dff_en_pre]



Q2)

TFF Golden model code:

```
1 module TFF(q ,qbar, t, rstn, clk);
2     input t, rstn, clk;
3     output reg q;
4     output qbar;
5
6     assign qbar = ~q;
7
8     always @(posedge clk or negedge rstn) begin
9         if(!rstn)
10            q <= 0;
11        else begin
12            if(t)
13                q <= ~q;
14        end
15    end
16 endmodule
```

DFF Golden model code:

```
1 module DFF(q ,qbar, d, rstn, clk);
2     input d, rstn, clk;
3     output reg q;
4     output qbar;
5
6     assign qbar = ~q;
7
8     always @(posedge clk or negedge rstn) begin
9         if(!rstn)
10            q <= 0;
11        else begin
12            q <= d;
13        end
14    end
15
16 endmodule
```

Main code:

```
1  module D_TFF(q ,qbar, d, rstn, clk);
2      parameter FF_TYPE = "TFF";
3
4      input d, rstn, clk;
5      output reg q;
6      output qbar;
7
8
9      assign qbar = ~q;
10
11     always @(posedge clk or negedge rstn) begin
12         if(!rstn)
13             q <= 0;
14         else begin
15             if(FF_TYPE == "DFF")begin
16                 q <= d;
17             end
18             else begin
19                 if(d)
20                     q <= ~q;
21             end
22         end
23     end
24
25 endmodule
```

TFF testbench:

```
1 module D_TFF_T_tb();
2 parameter FF_TYPE = "TFF";
3 reg d_tb, rstn_tb, clk_tb;
4 wire q_exp, qbar_exp, q_tb, qbar_tb;
5
6 initial begin
7     clk_tb = 0;
8     forever begin
9         #10 clk_tb = ~clk_tb;
10    end
11 end
12
13 D_TFF #(FF_TYPE) DUT(q_tb, qbar_tb, d_tb, rstn_tb, clk_tb);
14
15 TFF TFF_golden_model(q_exp, qbar_exp, d_tb, rstn_tb, clk_tb);
16
17 initial begin
18     d_tb = 0;
19     rstn_tb = 1;
20     #10 rstn_tb = 0;
21     #10 rstn_tb = 1;
22     repeat(100)begin
23         @(posedge clk_tb);
24         d_tb = $random;
25     end
26     #10 rstn_tb = 0;
27     #10 rstn_tb = 1;
28     $display("Test completed");
29 end
30
31 always @(posedge clk_tb or negedge rstn_tb) begin
32     #1 if (q_tb != q_exp || qbar_tb != qbar_exp) begin
33         $display("ERROR at D=%b reset=%b | Expected Q=%b and Q_bar=%b, Got Q=%b and Q_bar=%b",
34             d_tb, rstn_tb, q_exp, qbar_exp, q_tb, qbar_tb);
35         $stop;
36     end
37 end
38
39 endmodule
```

TFF do file:

```
1 vlib work
2 vlog q2.v q2_GM_TFF.v q2_TFF_tb.v
3 vsim -voptargs=+acc work.D_TFF_T_tb
4 add wave *
5 run -all
6 #quit -sim
```

DFF testbench:


```
1 module D_TFF_D_tb();
2 parameter FF_TYPE = "DFF";
3 reg d_tb, rstn_tb, clk_tb;
4 wire q_exp, qbar_exp, q_tb, qbar_tb;
5
6 initial begin
7     clk_tb = 0;
8     forever begin
9         #10 clk_tb = ~clk_tb;
10    end
11 end
12
13 D_TFF #(FF_TYPE) DUT(q_tb, qbar_tb, d_tb, rstn_tb, clk_tb);
14
15 DFF TFF_golden_model(q_exp, qbar_exp, d_tb, rstn_tb, clk_tb);
16
17 initial begin
18     d_tb = 0;
19     rstn_tb = 1;
20     #10 rstn_tb = 0;
21     #10 rstn_tb = 1;
22     repeat(100)begin
23         @(posedge clk_tb);
24         d_tb = $random;
25     end
26     #10 rstn_tb = 0;
27     #10 rstn_tb = 1;
28     $display("Test completed");
29 end
30
31 always @(posedge clk_tb or negedge rstn_tb) begin
32     #1 if (q_tb !== q_exp || qbar_tb !== qbar_exp) begin
33         $display("ERROR at D=%b reset=%b | Expected Q=%b and Q_bar=%b, Got Q=%b and Q_bar=%b",
34             d_tb, rstn_tb, q_exp, qbar_exp, q_tb, qbar_tb);
35         $stop;
36     end
37 end
38
39 endmodule
```

DFF do file:

```
1 vlib work
2 vlog q2.v q2_GM_DFF.v q2_DFF_tb.v
3 vsim -voptargs=+acc work.D_TFF_D_tb
4 add wave *
5 run -all
6 #quit -sim
```


TFF simulation:

```
# vsim -voptargs="+acc" work.D_TFF_T_tb
# Start time: 20:09:55 on Jul 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.D_TFF_T_tb(fast)
# Loading work.D_TFF(fast)
# Loading work.TFF(fast)
# Test completed
```



DFF simulation

```
# vsim -voptargs="+acc" work.D_TFF_D_tb
# Start time: 20:24:51 on Jul 14,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.D_TFF_D_tb(fast)
# Loading work.D_TFF(fast)
# Loading work.DFF(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#       File in use by: nour  Hostname: NOUR  ProcessID: 22192
#       Attempting to use alternate WLF file "./wlftg49y55".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#       Using alternate file: ./wlftg49y55
# Test completed
```



TFF lint:

Questa Lint 2021.1 - Digital-Design/Ass3/Q2/q2.v [D_TFF]

File Edit View Lint Summary Window Help

Search: Type Search Text (Type Search Text (Press Enter))

Instance: D_TFF Module: D_TFF Design Unit Type: Top Module State: Bi

Lint Summary

Name	Count
Resolved/verified, f...	1
Info	1
multi_ports_in...	1


```
1 module D_TFF(q, qbar, d, rstn, clk);
2   parameter FF_TYPE = "TFF";
3
4   input d, rstn, clk;
5   output reg q;
6   output qbar;
7
8   assign qbar = ~q;
9   always @(posedge clk or negedge rstn) begin
10     if(!rstn)
11       q <= 0;
12     else begin
13       if(FF_TYPE == "DFF")begin
14         q <= d;
15       end
16       else begin
17         if(d)
18           q <= ~q;
19       end
20     end
21   end
22 endmodule
```

Flow Navigator Design

Lint Checks

Severity Status Check Alias Message Module Category State Owner STARC Reference

Transcript Message Viewer Lint Checks Design Metrics Design Information Status History Lint Dashboard



DFF lint:

Questa Lint 2021.1 - Digital-Design/Ass3/Q2/q2.v [D_TFF]

File Edit View Lint Summary Window Help

Search: Type Search Text (Type Search Text (Press Enter))

Instance: D_TFF Module: D_TFF Design Unit Type: Top Module State: Bi

Lint Summary

Name	Count
Resolved/verified, f...	1
Info	1
multi_ports_in...	1


```
1 module D_TFF(q, qbar, d, rstn, clk);
2   parameter FF_TYPE = "DFF";
3
4   input d, rstn, clk;
5   output reg q;
6   output qbar;
7
8   assign qbar = ~q;
9   always @(posedge clk or negedge rstn) begin
10     if(!rstn)
11       q <= 0;
12     else begin
13       if(FF_TYPE == "DFF")begin
14         q <= d;
15       end
16       else begin
17         if(d)
18           q <= ~q;
19       end
20     end
21   end
22 endmodule
```

Flow Navigator Design

Lint Checks

Severity Status Check Alias Message Module Category State Owner STARC Reference

Transcript Message Viewer Lint Checks Design Metrics Design Information Status History Lint Dashboard



Q3)


Main code:

```
1 module counter10 (Clk_div10_out, clk, Rst);
2     input clk, Rst;
3     output reg Clk_div10_out;
4
5     reg [3:0] count;
6     always @(posedge clk or posedge Rst) begin
7         if (Rst) begin
8             count <= 0;
9             Clk_div10_out <= 0;
10        end else begin
11            if (count == 9) begin
12                count <= 0;
13                Clk_div10_out <= ~Clk_div10_out;
14            end else begin
15                count <= count + 1;
16            end
17        end
18    end
19
20 endmodule
```

Do file:


```
1 vlib work
2 vlog q3.v q3_tb.v
3 vsim -voptargs=+acc work.counter10_tb
4 add wave *
5 run -all
6 #quit -sim
```

Testbench code:



```
1  module counter10_tb ();
2      reg clk_tb;
3      reg Rst_tb;
4      wire Clk_div10_out_tb;
5
6      counter10 DUT (Clk_div10_out_tb, clk_tb, Rst_tb);
7
8      initial begin
9          clk_tb = 0;
10         forever #5 clk_tb = ~clk_tb;
11     end
12
13     initial begin
14         Rst_tb = 1;
15         #20;
16         Rst_tb = 0;
17         #1000;
18         $stop;
19     end
20 endmodule
21
```

Simulation:



Lint:

Questa Lint 2021.1 (...Digital-Design/Ass/Ass3/Q3/Lint/q3.v [counter10])

File Edit View Lint Checks Window Help

Design

Search: [Type Search ...] Exact Hier Instance

Instance Module Design Unit Type Str

counter10 counter10 Top Module 5

```
1 module counter10 (Clk_div10_out, clk, Rst);
2   input clk, Rst;
3   output reg Clk_div10_out;
4
5   reg [3:0] count;
6   always @(posedge clk or posedge Rst) begin
7     if (Rst) begin
8       count <= 0;
9       Clk_div10_out <= 0;
10    end else begin
11      if (count == 9) begin
12        count <= 0;
13        Clk_div10_out <= ~Clk_div10_out;
14      end else begin
15        count <= count + 1;
16      end
17    end
18  end
19 endmodule
20
```

Lint Summary

(Type Search Text (Press Enter))

Name	Count
Resolved(verified, f...	2
Info	2


Flow Navigator Design

Lint Checks

Filter: Type here

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
Warning	Fixed	async_reset_active...		Asynchronous reset is active high. Reset R...	counter10	Clock	resolved unass...	2.3.6.2	
Warning	Fixed	multi_ports_in_singl...		Multiple ports are declared in one line. Mod...	counter10	Rtl Design ...	resolved unass...	3.5.6.3	

Transcript Message Viewer Lint Checks Design Metrics Design Information Status History Lint Dashboard



Q4)

DFF code:

```
1 module DFF(q ,qbar, d, rstn, clk);
2     input d, rstn, clk;
3     output reg q;
4     output qbar;
5
6     assign qbar = ~q;
7
8     always @(posedge clk or negedge rstn) begin
9         if(!rstn)
10            q <= 0;
11        else begin
12            q <= d;
13        end
14    end
15
16 endmodule
```

Counter code:

```
1 module ripple_counter_4bit(out, clk, rstn);
2     input clk, rstn;
3     output [3:0] out;
4
5     wire qn0, qn1, qn2, qn3;
6     wire q0, q1, q2, q3;
7
8     DFF dff0 (q0 ,qn0, qn0, rstn, clk);
9     DFF dff1 (q1 ,qn1, qn1, rstn, q0);
10    DFF dff2 (q2 ,qn2, qn2, rstn, q1);
11    DFF dff3 (q3 ,qn3, qn3, rstn, q2);
12
13    assign out[3:0] = {qn3, qn2, qn1, qn0};
14
15 endmodule
```


Counter testbench code:

```
1 module ripple_counter_4bit_tb();
2     reg clk_tb, rstn_tb;
3     wire [3:0] out_tb;
4
5     ripple_counter_4bit count0(out_tb, clk_tb, rstn_tb);
6
7     initial begin
8         clk_tb = 0;
9         forever begin
10             #5 clk_tb = ~clk_tb;
11         end
12     end
13
14     initial begin
15         rstn_tb = 0;
16
17         #15 rstn_tb = 1;
18
19         repeat(32)begin
20             #10;
21         end
22
23         $finish;
24     end
25
26
27 endmodule
```

Do file:

```
1 vlib work
2 vlog q4_1.v q4_2.v q4_2_tb.v
3 vsim -voptargs=+acc work.ripple_counter_4bit_tb
4 add wave *
5 run -all
6 #quit -sim
```

Simulation:



Lint:

Questa Lint 2021.1 (...Digital-Design/Ass3/Q4/Lint/lint.db)

File Edit View Lint Checks Window Help

Design

Search: Type Search ... Exact Hier Instance

Instance Module Design Unit Type Sta

ripple_cou... ripple_counter... Top Module 4

```
1 module ripple_counter_4bit(out, clk, rstn);
2   input clk, rstn;
3   output [3:0] out;
4
5   wire qn0, qn1, qn2, qn3;
6   wire q0, q1, q2, q3;
7
8   DFF dff0 (q0, qn0, qn0, rstn, clk);
9   DFF dff1 (q1, qn1, qn1, rstn, q0);
10  DFF dff2 (q2, qn2, qn2, rstn, q1);
11  DFF dff3 (q3, qn3, qn3, rstn, q2);
12
13  assign out[3:0] = {qn3, qn2, qn1, qn0};
14
15 endmodule
```

Lint Summary

(Type Search Text (Press Enter))

Name	Count
Resolved(verified, fixed, waived)	6
Info	6

Flow Navigator Design


Lint Checks

Filter: Type here

Severity Status Check Alias Message Module Category State Owner STARC Reference

Transcript Message Viewer Lint Checks Design Metrics Design Information Status History Lint Dashboard

Schematic:



Q5)

Register code:

```
1 module Parameterized_Shift_register(q, shiftout, sset, aset, data, sclr,  
2                                     aclr, enable, clock, shiftin, load);  
3  
4     parameter LOAD_AVALUE = 1;  
5     parameter LOAD_SVALUE = 1;  
6     parameter SHIFT_DIRECTION = "LEFT";  
7     parameter SHIFT_WIDTH = 8;  
8  
9     input sclr, aclr, enable, clock, shiftin, load, sset, aset;  
10    input [SHIFT_WIDTH-1:0] data;  
11    output reg [SHIFT_WIDTH-1:0] q;  
12    output reg shiftout;  
13  
14    always @(posedge clock or posedge aclr or posedge aset) begin  
15        if(aclr)begin  
16            q <= 0;  
17        end  
18        else if (aset) begin  
19            q <= LOAD_AVALUE;  
20        end  
21        else if(enable)begin  
22            if(sclr)begin  
23                q <= 0;  
24            end  
25            else if (sset) begin  
26                q <= LOAD_SVALUE;  
27            end else begin  
28                if(!load)begin  
29                    if(SHIFT_DIRECTION == "LEFT")begin  
30                        {shiftout, q} = {q[SHIFT_WIDTH-1:0], shiftin};  
31                    end  
32                    else begin  
33                        {q, shiftout} = {shiftin, q[SHIFT_WIDTH-1:0]};  
34                    end  
35                end  
36                else begin  
37                    q <= data;  
38                end  
39            end  
40        end  
41    end  
42  
43 endmodule
```

Do file:

```
1 vlib work  
2 vlog q5.v q5_tb.v  
3 vsim -voptargs=+acc work.Parameterized_Shift_register_tb  
4 add wave *  
5 run -all  
6 #quit -sim
```


Testbench code:

```
1 module Parameterized_Shift_register_tb();
2
3     parameter LOAD_AVALUE_tb = 2;
4     parameter LOAD_SVALUE_tb = 4;
5     parameter SHIFT_DIRECTION_tb = "LEFT";
6     parameter SHIFT_WIDTH_tb = 8;
7
8     reg sclr_tb, aclr_tb, enable_tb, clock_tb, shiftin_tb, load_tb, sset_tb, aset_tb;
9     reg [SHIFT_WIDTH_tb-1:0] data_tb;
10    wire [SHIFT_WIDTH_tb-1:0] q_tb;
11    wire shiftout_tb;
12    reg [SHIFT_WIDTH_tb-1:0] q_exp;
13    reg shiftout_exp;
14
15    Parameterized_Shift_register #(.LOAD_AVALUE(LOAD_AVALUE_tb), .LOAD_SVALUE(LOAD_SVALUE_tb),
16                                  .SHIFT_DIRECTION(SHIFT_DIRECTION_tb), .SHIFT_WIDTH(SHIFT_WIDTH_tb))
17    DUT (q_tb, shiftout_tb, sset_tb, aset_tb, data_tb, sclr_tb, aclr_tb, enable_tb, clock_tb, shiftin_tb, load_tb);
18
19    initial begin
20        clock_tb = 0;
21        forever begin
22            #5 clock_tb = ~clock_tb;
23        end
24    end
25
26    initial begin
27        {aclr_tb, aset_tb, sclr_tb, sset_tb, enable_tb, load_tb, shiftin_tb} = 0;
28        data_tb = 0;
29        #20;
30
31        aclr_tb = 1; aset_tb = 1;
32        repeat(5)begin
33            sset_tb = $random; data_tb = $random; sclr_tb = $random;
34            enable_tb = $random; shiftin_tb = $random; load_tb = $random;
35            q_exp = 0;
36
37            @(negedge clock_tb);
38            if (q_tb !== q_exp) begin
39                $display("error in aclr");
40                //$stop;
41            end
42        end
43        #10;
44        aset_tb = 0;
45        #1;
46        aclr_tb = 0; aset_tb = 1;
47        repeat(5)begin
48            sset_tb = $random; data_tb = $random; sclr_tb = $random;
49            enable_tb = $random; shiftin_tb = $random; load_tb = $random;
50            q_exp = LOAD_AVALUE_tb;
51
52            @(negedge clock_tb);
53            if (q_tb !== q_exp) begin
54                $display("error in aset");
55                //$stop;
56            end
57        end
58        #10;
59        aset_tb = 0; sclr_tb = 1; sset_tb = 1;
```


//rest of code in next page:

```

1  repeat(5)begin
2      data_tb = $random; enable_tb = $random;
3      shiftin_tb = $random; load_tb = $random;
4
5      if(enable_tb)begin
6          @(posedge clock_tb);
7          q_exp = 0;
8
9          @(negedge clock_tb);
10         if (q_tb !== q_exp) begin
11             $display("error in sclr");
12             //$stop;
13         end
14     end
15 end
16 #10;
17 sclr_tb = 0; sset_tb = 1;
18 repeat(5)begin
19     data_tb = $random; enable_tb = $random;
20     shiftin_tb = $random; load_tb = $random;
21
22     if (enable_tb) begin
23         @(posedge clock_tb);
24         q_exp = LOAD_SVALUE_tb;
25
26         @(negedge clock_tb);
27         if (q_tb !== q_exp) begin
28             $display("error in sset");
29             //$stop;
30         end
31     end
32 end
33 #10;
34 sset_tb = 0; load_tb = 1; enable_tb = 1;
35 repeat(5) begin
36
37     data_tb = $random; shiftin_tb = $random;
38     @(posedge clock_tb);
39     q_exp = data_tb;
40
41     @(negedge clock_tb);
42     if (q_tb !== q_exp) begin
43         $display("error in load");
44         //$stop;
45     end
46 end
47 #10;
48 load_tb = 0; enable_tb = 1;
49 repeat(5) begin
50
51     data_tb = q_tb; shiftin_tb = $random;
52     @(posedge clock_tb);
53     if (SHIFT_DIRECTION_tb == "LEFT") begin
54         q_exp = {q_tb[SHIFT_WIDTH_tb-2:0], shiftin_tb};
55         shiftout_exp = q_tb[SHIFT_WIDTH_tb-1];
56     end
57     else begin
58         q_exp = {shiftin_tb, q_tb[SHIFT_WIDTH_tb-1:1]};
59         shiftout_exp = q_tb[0];
60     end
61     #1;
62
63     @(negedge clock_tb);
64     if (q_tb !== q_exp || shiftout_tb !== shiftout_exp) begin
65         $display("error in shift");
66         //$stop;
67     end
68 end
69
70 $display("Test is completed");
71 $finish;
72 end
73 endmodule

```

Simulation:



Lint:

Questa Lint 2021.1 (C:\Digital-Design\Ass\Ass3\Q5\Lint\lint.db)

File Edit View Lint Summary Window Help

Search: Type S...

Instance Module

Parameterized_Shift_register

```
1 module Parameterized_Shift_register(q, shiftout, sset, aset, data, sclr,
2     aclr, enable, clock, shiftin, load);
3
4     parameter LOAD_AVALUE = 1;
5     parameter LOAD_SVALUE = 1;
6     parameter SHIFT_DIRECTION = "LEFT";
7     parameter SHIFT_WIDTH = 8;
8
9     input sclr, aclr, enable, clock, shiftin, load, sset, aset;
10    input [SHIFT_WIDTH-1:0] data;
11    output reg [SHIFT_WIDTH-1:0] q;
12    output reg shiftout;
13
14    always @(posedge clock or posedge aclr or posedge aset) begin
15        if(aclr)begin
16            q <= 0;
17        end
18        else if (aset) begin
19            q <= LOAD_AVALUE;
20        end
21        else if(enable)begin
22            if(sclr)begin
```

Lint Summary

(Type Search Text (Press Enter))

Name	Count
Resolved(verified, fi...	3
Info	3


Severity Filter: Type here

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
----------	--------	-------	-------	---------	--------	----------	-------	-------	-----------------

Transcript Message Viewer Lint Checks Design Metrics Design Information Status History Lint Dashboard

D:\other\Courses\Kareem_waseem_Digital-Design\Ass\Ass3\Q5\Lint\q5.v [Parameterized_Shift_register]

Schematic:



Q6)

SLE code:

```
1 module SLE (Q, D, CLK, EN, ALn, ADn, SLn, SD, LAT);
2
3   input D, CLK, EN, ALn, ADn, SLn, SD, LAT;
4   output Q;
5   reg Q_lat , Q_ff;
6
7
8   assign Q = (LAT == 0)? Q_ff: Q_lat;
9
10  always @(*) begin
11    if (ALn && LAT && EN) begin
12      if (!SLn)
13        Q_lat = SD;
14      else
15        Q_lat = D;
16    end
17    else if (!ALn) begin
18      Q_lat = ~ADn;
19    end
20  end
21
22  always @(posedge CLK) begin
23    if (ALn && !LAT && EN) begin
24      if (!SLn)
25        Q_ff <= SD;
26      else
27        Q_ff <= D;
28    end
29  end
30
31 endmodule
32
```


Do file:

```
1 vlib work
2 vlog q6.v q6_tb.v
3 vsim -voptargs=+acc work.SLE_tb
4 add wave *
5 run -all
6 #quit -sim
```

Testbench code:

```
1  module SLE_tb ();
2
3      reg D_tb, CLK_tb, EN_tb, ALn_tb, ADn_tb, SLn_tb, SD_tb, LAT_tb;
4      wire Q_tb;
5
6      SLE DUT(Q_tb, D_tb, CLK_tb, EN_tb, ALn_tb, ADn_tb, SLn_tb, SD_tb, LAT_tb);
7
8      initial begin
9          CLK_tb = 0;
10         forever begin
11             #5 CLK_tb = ~CLK_tb;
12         end
13     end
14
15     initial begin
16         D_tb = 0; EN_tb = 0; ALn_tb = 1; ADn_tb = 0; SLn_tb = 0; SD_tb = 0; LAT_tb = 0;
17         #10;
18
19         ALn_tb = 0;
20         ADn_tb = $random;
21         #10;
22         ALn_tb = 1;
23         #10;
24
25         LAT_tb = 0;
26         repeat(20)begin
27             D_tb = $random; EN_tb = $random; SLn_tb = $random; SD_tb = $random;
28             #10;
29         end
30
31         LAT_tb = 1;
32         repeat(20)begin
33             D_tb = $random; EN_tb = $random; SLn_tb = $random; SD_tb = $random;
34             #10;
35         end
36
37         $finish;
38     end
39
40 endmodule
```

Simulation:



Lint:

Questa Lint 2021.1 (D:/other/Courses/Kareem_waseem_Digital-Design/Ass3/Q6/Lint/q6.v [SLE])

File Edit View Lint Summary Window Help

Design: D:/other/Courses/Kareem_waseem_Digital-Design/Ass3/Q6/Lint/q6.v [SLE]

Search: Type S...

Instance: SLE

Module: SLE

```
1 module SLE (Q, D, CLK, EN, ALn, ADn, SLn, SD, LAT);
2
3 input D, CLK, EN, ALn, ADn, SLn, SD, LAT;
4 output Q;
5 reg Q_lat, Q_ff;
6
7
8
9
10 assign Q = (LAT == 0)? Q_ff: Q_lat;
11
12 always @(*) begin
13     if (ALn && LAT && EN) begin
14         if (!SLn)
15             Q_lat = SD;
16         else
17             Q_lat = D;
18     end
19     else if (!ALn) begin
20         Q_lat = ~ADn;
21     end
22 end
23
24 always @(posedge CLK) begin
25     if (ALn && !LAT && EN) begin
26         if (!SLn)
27             Q_ff <= SD;
28         else
29             Q_ff <= D;
30     end
31 end
```

Lint Summary

(Type Search Text (Press Enter))

Name	Count
Open(uninspected, ...	1
Info	1
multi_ports_in...	1

Lint Checks

Filter: Type here

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
Warning	Fixed	multi_ports_in_singl...		Multiple ports are declared in one line. Module SLE, File D:/other/Courses/Kareem_waseem_Dig... SLE	Rtl Design ...	open	unass...	3.5.6.3	

Transcript Message Viewer Lint Checks Design Metrics Design Information Status History Lint Dashboard

D:/other/Courses/Kareem_waseem_Digital-Design/Ass3/Q6/Lint/q6.v [SLE]

Schematic:

