Assignment_2_Extra

Name: Ahmed Nour

Sheet ID: 16

Email: ahmedmohamednoour@gmail.com

Q1)

Models Code:

```
module Gray_encoder (B_g, A_g);
       input [2:0] A_g;
       reg [2:0] gray_T;
       output reg [6:0] B_g;
       always @(*) begin
           case(A_g)
               3'd0 : gray_T = 3'b000;
               3'd1 : gray_T = 3'b001;
               3'd2 : gray_T = 3'b011;
               3'd3 : gray_T = 3'b010;
               3'd4 : gray_T = 3'b110;
               3'd5 : gray_T = 3'b111;
               3'd6 : gray_T = 3'b101;
               3'd7 : gray_T = 3'b100;
               default: gray_T = 3'b000;
           B_g = \{4'b0, gray_T\};
       end
20 endmodule
```

```
1 module Onehot_encoder (B_oh, A_oh);
2    input [2:0] A_oh;
3    output reg [6:0] B_oh;
4
5    always @(*) begin
6    B_oh = 0;
7    case(A_oh)
8    3'd0: B_oh = 7'b000_0000;
9    default: B_oh[A_oh - 1] = B_oh[A_oh - 1] | 1;
10    endcase
11    end
12 endmodule
```

```
module Gray_onehot_encoder (B, A);
parameter USE_GRAY =1;

input [2:0] A;
output [6:0] B;

generate

if (USE_GRAY == 1) begin
Gray_encoder G_encoder1 (B, A);
//this encoder get the 3-bit code and place it in the 3 least bits in B, as B is 7 bits in the specs.
end
else begin
Onehot_encoder Oh_encoder2 (B, A);
end
endgenerate

end
endgenerate

rendmodule
```


Testbench Codes:

```
module Gray_encoder_tb_exhaustive();
       parameter USE_GRAY_tb = 1;
       reg [2:0] A_tb;
       reg [2:0] gray_tb;
       reg [6:0] B_tb;
       wire [6:0] B_dut;
       Gray_onehot_encoder #(USE_GRAY_tb) DUT (B_dut, A_tb);
       integer i;
       initial begin
          for (i=0; i<8; i=i+1) begin
               A_{tb} = i;
               case(A_tb)
               3'd0 : gray_tb = 3'b000;
               3'd1 : gray_tb = 3'b001;
               3'd2 : gray_tb = 3'b011;
               3'd3 : gray_tb = 3'b010;
               3'd4 : gray_tb = 3'b110;
               3'd5 : gray_tb = 3'b111;
               3'd6 : gray_tb = 3'b101;
               3'd7 : gray_tb = 3'b100;
               endcase
               B_{tb} = \{4'b0, gray_tb\};
               $display("Value of golden model = %b , Value of DUT = %b", B_tb, B_dut);
30 endmodule
```

```
module Onehot_encoder_tb_exhaustive();
       parameter USE_GRAY_tb = 0;
       reg [2:0] A_tb;
       reg [2:0] gray_tb;
       reg [6:0] B_tb;
       wire [6:0] B_dut;
       Gray_onehot_encoder #(USE_GRAY_tb) DUT (B_dut, A_tb);
       integer i;
       initial begin
           for (i=0; i<8; i=i+1) begin
               A_{tb} = i;
               case(A_tb)
               3'd0 : B_tb = 7'b000_0000;
               3'd1 : B_tb = 7'b000_0001;
               3'd2 : B_tb = 7'b000_0010;
               3'd3 : B_tb = 7'b000_0100;
               3'd4 : B_tb = 7'b000_1000;
               3'd5 : B_tb = 7'b001_0000;
3'd6 : B_tb = 7'b010_0000;
                3'd7 : B_tb = 7'b100_0000;
                endcase
                $display("Value of golden model = %b , Value of DUT = %b", B_tb, B_dut);
29 endmodule
```

Simulation:

Grey Encoder test, Successful.



One-hot Encoder test, Successful.

Code:

```
1 module demux14 (y, s, d);
2 input d;
  input [1:0] s;
  output reg [3:0] y;
6 always @(*) begin
y = 0;
8 case(s)
          2'b00: y[0] = d;
          2'b01: y[1] = d;
10
          2'b10: y[2] = d;
11
          default: y[3] = d;
12
13 endcase
14 end
15 endmodule
```

Testbench:

```
1 module demux_tb_exhaustive_self_checking ();
2 reg d_tb;
3 reg [1:0] s_tb;
4 reg [3:0] y_exp, temp1;
5 wire [3:0] y_dut;
7 demux14 DUT (y_dut, s_tb, d_tb);
10 integer i, j;
11 initial begin
       temp1 = 2'b01;
       for(i = 0; i < 4; i=i+1)begin
           s_t = i;
           for(j = 0; j < 2; j=j+1)begin
               d_tb = temp1[j];
               if(s_tb == 0)
                    y_{exp} = {3'b000, d_tb};
               else if(s_tb == 1)
                    y_{exp} = \{2'b00, d_{tb}, 1'b0\};
               else if(s_tb == 2)
                    y_{exp} = \{1'b0, d_{tb}, 2'b00\};
               else
                   y_{exp} = \{d_{tb}, 3'b000\};
               #10;
               if(y_dut !== y_exp)begin
                 $display("Error at %b in the demux", s_tb);
                 $stop;
               end
           end
       end
       $display("No errors found");
34 end
36 endmodule
```

Simulation:



```
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint \
sim:/demux_tb_exhaustive_self_checking/d_tb \
sim:/demux_tb_exhaustive_self_checking/i \
sim:/demux_tb_exhaustive_self_checking/j \
sim:/demux_tb_exhaustive_self_checking/s_tb \
sim:/demux_tb_exhaustive_self_checking/y_dut \
sim:/demux_tb_exhaustive_self_checking/y_exp
VSIM 246> run -all
# No errors found
```