Assignment_3_extra

Name: Ahmed Nour


Sheet ID: 16

Email: ahmedmohamednoour@gmail.com


Q1)

1)


1)




2)









4)





5)














Verilog code:

a) RTL design:

```
module behavioral_counter (out, clk, set);
input clk, set;
output reg [3:0] out;

always @(posedge clk or negedge set) begin
if(!set)begin
out <= 4'b1111;
end
else begin
out <= out + 1;
end
end
end
end
end</pre>
```

```
module DFF(q,qbar, d, rstn, clk);
input d, rstn, clk;
output reg q;
output qbar;

assign qbar = ~q;

always @(posedge clk or negedge rstn) begin
if(!rstn)
q <= 0;
else begin
q <= d;
end
end
end
end
end
end</pre>
```

```
1 module ripple_counter_4bit(out, clk, rstn);
2    input clk, rstn;
3    output [3:0] out;
4
5    wire qn0, qn1, qn2, qn3;
6    wire q0, q1, q2, q3;
7
8    DFF dff0 (q0,qn0, qn0, rstn, clk);
9    DFF dff1 (q1,qn1, qn1, rstn, q0);
10    DFF dff2 (q2,qn2, qn2, rstn, q1);
11    DFF dff3 (q3,qn3, qn3, rstn, q2);
12
13    assign out[3:0] = {qn3, qn2, qn1, qn0};
14
15 endmodule
```

b) Testbench code:

```
1 module behavioral_counter_tb ();
      reg clk_tb , set_tb;
       wire [3:0] out_tb;
      wire [3:0] out_GR;
       initial begin
          clk_tb = 0;
          forever begin
              #1 clk_tb = ~ clk_tb;
       behavioral_counter DUT (out_tb, clk_tb, set_tb);
       ripple_counter_4bit golden_ref (out_GR, clk_tb, set_tb);
      initial begin
          set_tb = 0;
          @(negedge clk_tb);
          if (out_tb != out_GR) begin
              $display("error at out DUT: %d , out golden ratio: %d", out_tb, out_GR);
          set_tb = 1;
          repeat(17)begin
              @(negedge clk_tb);
               if (out_tb != out_GR) begin
                   $display("error at out DUT: %d , out golden ratio: %d", out_tb, out_GR);
          $display("test done");
          $finish;
36 endmodule
```

Simulation Tool

a) Do file

```
vlib work
vlog q2.v q2_tb.v ripcounter.v DFF.v
vsim -voptargs=+acc work.behavioral_counter_tb
add wave *
run -all
#quit -sim
```


b) Questasim

```
# End time: 23:28:28 on Jul 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warmings: 0
# vsia --voptargs-"-acc" work.behavioral_counter_tb
# Start time: 23:26:28 on Jul 25,2025
# ** Note: (vsia-36:3) Design is being optimized due to module recompilation...
# Loading work.behavioral_counter_tb(fast)
# Loading work.behavioral_counter_(fast)
# Loading work.bff(fast)
# Loadin
```


≨ 1 •	Msgs																		
/behavioral_counte	1h0																		
/behavioral_counte	1'h1																		
□- /behavioral_counte	4ħ2	Œ	χo	XI.	I2	Х3	[4	(5	(6),7	(8	(9),a	Ţb_	χc	χα	Įe.	(F	10
// /behavioral_counte	4ħ2	(f	χο	(1	(2	χз	[4)(5	(6),7	(8	(9),a	(b	χc)(d	χe	(f	10

Lint tool

a) Linting



b) Schematic



Verilog code:

c) RTL design:

```
1 module behavioral_counter_div (out, div_2, div_4, clk, set);
       input clk , set;
       output reg [3:0] out;
       output div_2, div_4;
       assign div_2 = (out[0] == 1)? 1 : 0;
       assign div_4 = (out[1] == 1)? 1: 0;
       always @(posedge clk or negedge set) begin
           if(!set)begin
               out <= 4'b1111;
12
           end
           else begin
               out <= out + 1;
           end
       end
17 endmodule
```

d) Testbench code:

```
1 module behavioral_counter_div_tb ();
       reg clk_tb , set_tb;
       wire [3:0] out_tb;
       wire div_2_tb, div_4_tb;
       reg div_2_exp, div_4_exp;
       behavioral_counter_div DUT (out_tb, div_2_tb, div_4_tb, clk_tb, set_tb);
       initial begin
           clk_tb = 0;
           forever begin
               #1 clk_tb = ~ clk_tb;
           end
       end
       initial begin
           div_2=exp=0;
           div_4_exp = 0;
           set_tb = 0;
           @(negedge clk_tb);
           set_tb = 1;
           repeat(50)begin
               @(negedge clk_tb);
               div_2_exp = ~div_2_exp;
               if (div_2_exp != div_2_tb) begin
                   $display("error in div 2");
               end
           end
           $display("test done");
           $finish;
       initial begin
           @(negedge clk_tb);
            repeat(50)begin
               @(negedge clk_tb);
               div_4_exp = ~div_4_exp;
               #4;
               if (div_4_exp != div_4_tb) begin
                   $display("error in div 4");
           end
       end
50 endmodule
```

Simulation Tool

c) Do file


```
vlib work
vlog q3.v q3_tb.v
vsim -voptargs=+acc work.behavioral_counter_div_tb
add wave *
run -all
#quit -sim
```

d) Questasim




Lint tool

c) Linting



d) Schematic



Verilog code:

e) RTL design:

```
module gray_counter (gray_out, clk, rst);
        input clk, rst;
        output [1:0] gray_out;
        reg [1:0] counter;
        assign gray_out[1] = counter[1];
        assign gray_out[0] = ^counter;
        always @(posedge clk)begin
10
            if (rst)
11
12
                counter <= 0;</pre>
13
            else
14
                counter <= counter + 1;</pre>
15
        end
16
17 endmodule
```

f) Testbench code:

```
module gray_counter_tb ();
       reg clk_tb, rst_tb;
       wire [1:0] gray_out_tb;
       gray_counter DUT (gray_out_tb, clk_tb, rst_tb);
       initial begin
           clk_tb = 0;
           forever begin
               #1 clk_tb = ~clk_tb;
           end
12
       end
       initial begin
           rst_tb = 1;
           #3;
           rst_tb = 0;
           repeat(10)begin
               @(negedge clk_tb);
           end
           #5;
           rst_tb = 1;
           repeat(10)begin
               @(negedge clk_tb);
           end
           #5;
           rst_tb = 0;
           repeat(50)begin
               @(negedge clk_tb);
           end
           $finish;
       end
36 endmodule
```

Simulation Tool

e) Do file

```
vlib work
vlog q4.v q4_tb.v
vsim -voptargs=+acc work.gray_counter_tb
add wave *
run -all
#quit -sim
```


f) Questasim

```
# Top level modules:
    gray_counter_tb
# End time: 16:49:58 on Jul 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.gray_counter_tb
# Start time: 16:49:58 on Jul 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.gray_counter_tb(fast)
# Loading work.gray_counter(fast)
# ** Note: $finish : q4_tb.v(32)
# Time: 150 ns Iteration: 1 Instance: /gray_counter_tb
```



Lint tool

e) Linting



f) Schematic

