


①

Date:

Page:

Computer Architecture

$Y \oplus T_2$ and $R_2 \leftrightarrow R_1, R_1 \leftarrow R_2$
 R mean register



data Register load Clock


Note

$Y \oplus T_2$ OR

example: $T_0: R_5 \leftarrow R_0$ $T_1: R_5 \leftarrow R_1$
 $T_2: R_5 \leftarrow R_2$ $T_3: R_5 \leftarrow R_3$

every Register has 8-bits

only one register make copy (-1) and others should be zero.



(2)

Date:

Page:



Question: - if $(P=1)$ Then $R1 \leftarrow R2$
 else if $(Q=1)$ Then $R1 \leftarrow R3$

Sol: -

$P: R1 \leftarrow R2$

$P'Q: R1 \leftarrow R3$

$P' \Rightarrow 0$



no. of selection lines = 2^4

note: -

no. of bits \Rightarrow mux

no. of register \Rightarrow mux size

bits = mux

$R_3 = \text{mux size}$

4-7 write what are mean??

① $R2 \leftarrow M[AR]$

Read memory word specified by address in AR register
 & transfer into R2

② $M[AR] \leftarrow R3$

write content of R3 into memory specified by address in AR

③ $R5 \leftarrow M[R5]$

Read memory word specified by address in R5

& transfer into R5