

Common bus system for 4 registers

Table shows the register that is selected by the bus for each of the four possible binary value of the selection lines

S_1	S_0	Register selected
0	0	A
0	1	B
1	0	C
1	1	D

Logic Microoperations:-

Logic micro operations specify binary operations for strings of bits stored in registers.

These operations consider each bit of the register separately and treat them as binary variables.

$$R_3 \leftarrow R_1 \oplus R_2$$

$$R_1 \quad 1 \quad 0 \quad 1 \quad 0$$

$$R_2 \oplus \quad 1 \quad 1 \quad 0 \quad 0$$

$$R_1 \text{ after } R_1 \oplus R_2 \quad 0 \quad 1 \quad 1 \quad 0$$

(7)

Date:

Page:

Boolean Function

Microoperation

Name

$$F_0 = 0$$

$$F \leftarrow 0$$

Clear

$$F_1 = xy$$

$$F \leftarrow A \wedge B$$

AND

$$F_2 = x'y$$

$$F \leftarrow A \wedge \bar{B}$$

$$F_3 = x$$

$$F \leftarrow A$$

Transfer A

$$F_4 = x'y$$

$$F \leftarrow \bar{A} \wedge B$$

$$F_5 = y$$

$$F \leftarrow B$$

Transfer B

$$F_6 = x \oplus y$$

$$F \leftarrow A \oplus B$$

EXCLUSIVE-OR

$$F_7 = x + y$$

$$F \leftarrow A \vee B$$

OR

$$F_8 = (x + y)'$$

$$F \leftarrow \overline{A \vee B}$$

NOR

$$F_9 = (x \oplus y)'$$

$$F \leftarrow \overline{A \oplus B}$$

EXCLUSIVE-NOR

$$F_{10} = y'$$

$$F \leftarrow \bar{B}$$

Complement B

$$F_{11} = x + y'$$

$$F \leftarrow A \vee \bar{B}$$

$$F_{12} = x'$$

$$F \leftarrow \bar{A}$$

Complement A

$$F_{13} = x' + y$$

$$F \leftarrow \bar{A} \vee B$$

$$F_{14} = (xy)'$$

$$F \leftarrow \overline{A \wedge B}$$


NAND

$$F_{15} = 1$$

$$F \leftarrow \text{all } 1's$$

set to all 1's

Hardware Imp. of logic circuit



S_1	S_0	Output	Operation
0	0	$E = A \cdot B$	AND
0	1	$E = A \vee B$	OR
1	0	$E = A \oplus B$	XOR
1	1	$E = \bar{A}$	Complement

apps of logic Microoperations.

10 places

A, B are registers, B is bit data that will be used to modify the contents of A


selective-set	$A \leftarrow A + B$	Clear	$A \leftarrow A \oplus B$
selective complement	$A \leftarrow A \oplus B$	Insert	$A \leftarrow (A \cdot B) + C$
selective-clear	$A \leftarrow A \cdot B'$	Compare	$A \leftarrow A \oplus B$
Mask (delete)	$A \leftarrow A \cdot B$		



Shift Micro-operations


① Logical Shift

Right →




يتم إضافة صفراً

Left →




② Circular Shift

Right →



يتم بأخذ الرقم الموجود بالطرف الأيمن


Left →



التي شغلتها ووضعها بالطرف الأيسر

③ Arithmetic Shift


Right →



يتم تكرار الرقم بالطرف الأيسر

التي شغلتها

Left →



يتم وضع صفراً

ex:- R = 0101

1. Logical Shift Right ⇒ 0010

Left ⇒ 1010

2. Circular Shift Right ⇒ 1010

Left ⇒ 1010

3. Arithmetic Shift Right ⇒ 0010

Left ⇒ 1010

ex: $R1 = 11001110$, Then:

- Arithmetic shift right once:

11100111

~ ~ right twice

11110011

~ ~ left once

10011100

~ ~ right twice

00111000

- logical ~ ~ left right once

01100111

~ ~ left ~

10011100

- Circular ~ ~ right ~

01100111

~ ~ left ~

10011101

apps of logic selective set

$$\begin{array}{r} A_t \quad 1100 \\ + B \quad 1010 \\ \hline \end{array}$$

$$A \leftarrow (A+B)$$

$$A_{t+1} \quad 1110 \rightarrow \text{OR}$$

selective complement

$$A \leftarrow (A \oplus B)$$

$$\begin{array}{r} A_t \quad 1100 \\ \oplus B \quad 1010 \\ \hline \end{array}$$

0 غير محدد
1 محدد

$$A_{t+1} \quad 0110 \rightarrow \text{XOR}$$

selective clear

$$A \leftarrow (A \cdot B')$$

$$\begin{array}{r} A_t \quad 1100 \\ \cdot B' \quad 0101 \\ \hline A_{t+1} \quad 0100 \end{array} \rightarrow A \cdot B'$$

$$B: 1010$$

$$B': 0101$$

MASK operation.

$$A \leftarrow (A \cdot B)$$

$$\begin{array}{r} A_t \quad 1100 \\ \cdot B \quad 1010 \\ \hline A_{t+1} \quad 1000 \end{array} \rightarrow$$





Date:

Page:

clear operation

$$\begin{array}{r} A_t \quad 1100 \\ B \quad 1010 \\ \hline A_{t+1} \quad 0110 \end{array}$$

$$A \leftarrow A \oplus B$$

0 مضاف
1 مضاف

Insert operation

→ A Mask operation to clear the desired bit positions

→ An OR ~ to introduce the new bits into the desired position

1101 1000 1011 0001 A(original)

1111 1111 1111 0000 MASK

1101 1000 1011 0000 A(Intermediate)

0000 0000 0000 1010 Added bits

1101 1000 1011 1010 A(Desired)

Show The structure of Arithmetic logic Shift unit Page 22 part 2