## **Model Sim**

#### **LAB # 13**



**Fall 2020** 

# **CSE-304L Computer Organization and Architecture Lab**

Submitted by: Shah Raza

Registration No.: 18PWCSE1658

Class Section: **B** 

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Student Signature: \_\_\_\_\_

Submitted to:

Engr. Amaad Khalil


March 19, 2021

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

#### TASK01:

Write a Verilog code for 2x4 Decoder using Dataflow Level modeling.


```
dit - decode1.v
File Edit View Tools Window
In #
   1
   2 module dec 2t04(input [1:0]in,output [3:0]out);
   3 assign out[0] = (~in[1] & ~in[0]);
   4 assign out[1] = (~in[1] & in[0]);
   5 assign out[2] = (in[1] & ~in[0]);
   6 assign out[3] = (in[1] & in[0]);
   7 endmodule
dit - decode2.v
File Edit View Tools Window
In #
   1
   2 module stim decoder();
          reg [1:0] IN;
          wire [3:0]OUT;
           dec 2t04 decoder1(IN,OUT);
   5
           initial
   7
          begin
                  #1 $display("In |Out");
   8
   9
                  #2 IN[1]=0; IN[0]=0;
  10
                  #1 $monitor("%b |%b", IN, OUT);
                  #3 IN[1]=0; IN[0]=1;
  11
  12
                  #4 IN[1]=1; IN[0]=0;
  13
                  #5 IN[1]=1; IN[0]=1;
  14
                  #6;
  15
           end
  16 endmodule
  17
```



#### TASK02:

Write a Verilog code for 2x1 MUX using Dataflow Level modeling.


```
edit - mux_2to1b.v
File Edit View Tools Window
In #
    2 module stim mux2tol;
    3
             reg [2:0] IN;
    4
             wire 0;
    5
            mux 2tol mux 21(IN, 0);
    6
            initial
    7
            begin
    8
                    #1 $display("INPUT | OUTPUT");
    9
                    #2 IN[2]=0; IN[1]=0; IN[0]=0;
   10
                    #1 $monitor("%b |%b", IN, O);
   11
                    #3 IN[2]=0; IN[1]=0; IN[0]=1;
   12
                    #4 IN[2]=0; IN[1]=1; IN[0]=0;
   13
                    #5 IN[2]=0; IN[1]=1; IN[0]=1;
                    #6 IN[2]=1; IN[1]=0; IN[0]=0;
   14
                    #7 IN[2]=1; IN[1]=0; IN[0]=1;
   15
   16
                    #8 IN[2]=1; IN[1]=1; IN[0]=0;
                    #9 IN[2]=1; IN[1]=1; IN[0]=1;
   17
   18
                    #10;
   19
             end
   20 endmodule
   21
   22
```



#### TASK03:

Write a Verilog code for Half Adder using Dataflow Level modeling.


```
edit - Halfadd1.v
File Edit View Tools Window
In #
   1
   2 module halfaddl(input [1:0]IN, output [1:0]OUT);
           assign OUT[0]=(IN[0] ^ IN[1]);
           assign OUT[1]=(IN[0] & IN[1]);
   5 endmodule
edit - halfadd2.v
File Edit View Tools Window
In #
   2 module stim halfadd;
           reg [1:0] IN;
   3
           wire [1:0]OUT;
   5
           halfaddl halfadder(IN, OUT);
    6
           initial
   7
           begin
   8
                  #1 $display("INPUTS | OUTPUTS");
   9
                  #2 IN[1]=0; IN[0]=0;
   10
                  #1 $monitor("%b | %b", IN, OUT);
   11
                  #3 IN[1]=0; IN[0]=1;
   12
                  #4 IN[1]=1; IN[0]=0;
                  #5 IN[1]=1; IN[0]=1;
   13
   14
                  #6;
   15
            end
   16 endmodule
```



## TASK04:

Write a Verilog code for Full Adder using Dataflow Level modeling.

```
edit - fulladd2.v
File Edit View Tools Window
             In #
    2 module stim fulladd;
             reg [2:0] IN;
    3
             wire [1:0]OUT;
    4
             fulladder addfull(IN, OUT);
             initial
    6
             begin
    8
                     #1 $display("INPUTS | OUTPUTS");
    9
                     #2 IN[2]=0; IN[1]=0; IN[0]=0;
   10
                     #1 $monitor("%b | %b", IN, OUT);
   11
                     #3 IN[2]=0; IN[1]=0; IN[0]=1;
   12
                     #4 IN[2]=0; IN[1]=1; IN[0]=0;
   13
                     #5 IN[2]=0; IN[1]=1; IN[0]=1;
   14
                     #6 IN[2]=1; IN[1]=0; IN[0]=0;
   15
                     #7 IN[2]=1; IN[1]=0; IN[0]=1;
   16
                     #8 IN[2]=1; IN[1]=1; IN[0]=0;
   17
                     #9 IN[2]=1; IN[1]=1; IN[0]=1;
   18
                     #10;
   19
             end
   20 endmodule
   21
```



\_\_\_\_\_\_

#### **TASK05:**

Write a Verilog code for Half Subtractor using Dataflow Level modeling.

#### Code:

```
edit - halfsub1.v
File Edit View Tools Window
In #
   1
   2 module halfsubl(input [1:0]IN, output [1:0]OUT);
           assign OUT[0]=(IN[0] ^ IN[1]);
            assign OUT[1]=(~IN[0] & IN[1]);
   5 endmodule
edit - halfsub2.v
File Edit View Tools Window
In #
    1
    2
    3 module stim halfsub;
    4
            reg [1:0] IN;
    5
            wire [1:0]OUT;
            halfsubl halfsubtractor(IN, OUT);
    6
    7
            initial
    8
            begin
    9
                   #1 $display("INPUTS | OUTPUTS");
   10
                   #2 IN[1]=0; IN[0]=0;
   11
                   #1 $monitor("%b | %b", IN, OUT);
                   #3 IN[1]=0; IN[0]=1;
   12
   13
                   #4 IN[1]=1; IN[0]=0;
                   #5 IN[1]=1; IN[0]=1;
   14
   15
                   #6;
   16
            end
   17 endmodule
   18
```

## **Output Wave:**

