SUBJECT INDEX

A*, 182	BINPACKING, 89, 165
Accuracy, 222	Bisection width, 13
Active wait, 243	Blocking wait, 243
Adjacency, 201	Bottom level, 95, 107
Adjacency list, 44	computation, 96
Adjacency matrix, 44	Branching, 49
Agglomeration, 23, 120, 138	Breadth first search (BFS), 46
ALAP (as-late-as-possible), 98	algorithm, 46
Algorithm, 51	complexity, 46
Allocated level, 99, 107	Breeding, 170
α field, 159, 214, 249	Broadcast, 21
$\alpha \beta \gamma$ classification, 158	Bubble scheduling and allocation (BSA),
$\alpha \beta \gamma$ notation, 214, 249	149, 158, 191, 200
AltiVec, 8, 154, 156	Buffer size, 202
Ancestor, 43	Bus, 11, 22, 193
Annotation, 183	
Antidependent, 53	C-SCHED, 211
Application, 22, 24	Cache, 76
area, 27	Cache effect, 76
specification, 22	CASCH, 183
Architecture, see Parallel architecture	CCR, see Communication to computation
Array, 32	ratio
dimension, 34	CFG, see Control flow graph
element, 32	CG, see Computation graph
Array processors, 55, 61, 67, 127	Chess, 38
systolic, 62	Child, 43
wavefront, 61	Chromosome, 171–177
ASAP (as-soon-as-possible), 98	direct representation, 173-174
Assignment	encoding, 172
spatial, 23, 75	fittest, 181
temporal, 23, 75	indirect representation, 172–173
Asymptotic notation, 44	node list, 172, 176
Asynchronous, 60	pool, 171
Atomic instruction, 49	processor allocation, 172, 176
Attribution of start times, 118	representation type, 174–175
· ·	Clan, 138
	Classic model, 76
Bandwidth, 12	Cluster, 120
β field, 159, 214, 249	assignment, 139–140
BFS, see Breadth first search	linear, definition, 124
Bin packing, 139	merge, 121

Task Scheduling for Parallel Systems, by Oliver Sinnen Copyright © 2007 John Wiley & Sons, Inc.

Cluster of workstations, 11, 37, 195	processor involvement, 228, 268
Clustering, 119–141	remote, 76
algorithms, 121–124	resources, 76
contention model, 220, 221	serialize, 228
definition, 120	speed, 28
dynamic sequence, 137–138	subsystem, 76, 87, 222, 231,
initial, 121	239
linear, 124–128	time, on link, 203
algorithm, 127–128	uniform, 58
bound, 125	without costs, 86
*	Communication sensitive data flow graph
contention model, 221	(CS-DFG), 61
definition, 124	Communication to computation ratio,
example, 128	(CCR), 104–105, 107, 180
list scheduling, 135–138	definition, 105
contention model, 221	Comparison criteria, 50
node duplication, 138–139	•
nonlinear, 124	Compiler 53, 70
performance, 141	Completion time 163
principle, 121–122	Completion time, 163
scheduling on processors, 141	Complexity, 44
single edge, 128–135	analysis, 43
contention model, 221	notational convention, 44
example, 131	Computation, 49
to scheduling, 139–141	cost, 50, 68, 77, 163
Code generation, 267	definition, 50
Common buffer, 230	function, 77
Communication, 32, 49	heterogeneous processors, 155
concurrent, 76, 87, 188, 209	cyclic, 32, 55–56, 63, 68
conflict, 19	iterative, 32, 51, 56, 58, 68
contention, see Contention	regular, 32, 55
cost, 50, 68, 77, 163, 247	regularity, 27
definition, 50	type, 27, 51, 55, 58, 61, 63
function, 77	uniform, 61
*	Computation graph (CG), 61
network model, 203	Computing node, 10
cost free, 76, 81, 87	Concurrency, 24
delay, 75, 77, 247–248	degree of, 24
device, 231	average, 24
distance, 57	maximum, 24
high, 105	inherent, 24
interiteration, 33, 56, 64–65	Conservative, 34, 58
interprocessor, 29, 76	Contention, 11, 76, 78, 187–188
intraiteration, 33, 56, 64–65	awareness, 188-192, 209, 211
intraprocessor, 76	undirected topology graph, 190
layer, 232, 245	end-point, 189, 192, 195, 196
local, 76	free, 187, 196
low, 105	network, 189, 192, 193
medium, 105	Contention aware scheduling, 209–215
network, see Network	basics, 209–211
nonuniform, 58	clustering, 220–221
overhead, 28	experimental results, 221, 223
packet based, 235	heuristic, 216, 223
port, 189	list scheduling, see List scheduling,
processor, 191	contention aware
1 /	

NP-completeness, 214–215	Data-driven execution model, 60–61
priority schemes, 219	Deadline, 105, 159
Contention model, 209–210	Deadlock handling, 202
Control flow, 49, 70	Decision problem, 82
Control flow graph (CFG), 49, 70	Decomposition
Control structure, 29, 50	data, 25
Control unit, 8	exploratory, 25, 26
Convex Exemplar, 20	hybrid, 25
Coordinate system, 53	recursive, 25
Cost	speculative, 25, 27
communication, see Communication, cost	Decomposition techniques, 25–27
computation, see Computation, cost	
uniform, 50	Degree, 41
Cost matrix, 156	in-, 41
CP, see Critical path; Path, critical	mean, 14
CP/MISF (critical path/most immediate	out-, 41
successors first), 117	Delay, 12, 57, 58, 64, 66, 77, 210
Cray	Dependence, 29
J90, 9	analysis, 23, 24, 29–36, 51
T3D, 11, 198–199	anti-, 31, 52, 86
T3E, 11, 17, 198–200, 222, 231	control, 29, 35–36, 49, 70
Cray-1, 8	cycle, 58
Critical path, 93, 107	data, 29–32, 52
allocated, 107	direction vector, 35
computed, 99	distance, 33
node, 93	distance vector, 34, 53, 66
Crossbar, 11, 18	elimination, 31
routing, 18	false, 31
Crossover, 171, 177–179	flow, 30, 52, 64, 86
node list, 178–179	
permutation, 178	in scheduling, 32
processor allocation, 177	interiteration, 33, 54
single-point, 177	intraiteration, 33, 54
two-point, 177	local, 55
CU, see Control unit	loops, 32–35, 53
Cycle, 42, 58	nonuniform, 53
simple, 42	output, 31, 52, 86
	real, 31, 64
subpath, 42	relation, 23, 51
DAG, see Directed acyclic graph	structure, 27, 35, 50–51
Data	test, 35
flow, 7	uniform, 33, 53
*	Dependence graph, 51–55
stream, 7, 51	computer representation, 55
Data flow graph (DFG), 61 Data flow language, 61	conservative, 55
	definition, 51
Data item, 60	iteration, see Iteration dependence graph
initial, 60	pictorial representation, 53
Data parallel, 8, 188	true, 55
Data rate, 196, 197, 207	Dependent
Data ready time (DRT), 79	anti-, 30
contention model, 217	
cost free communication, 87	control, 35
involvement-contention model, 258	flow, 30, 53
node duplication, 151	output, 31, 53

Depth first search (DFS), 46	Edge scheduling, 203–209, 240, 246
algorithm, 47	aligned, 205
complexity, 46	concept, 190
Descendant, 43	condition, 208
DFG, see Data flow graph	causality, 204
DFS, see Depth first search	on a processor, 245
DG, see Dependence graph	definition, 208
Direct memory access (DMA), 231	heterogeneous links, 208
Directed acyclic graph (DAG), 2, 40, 47, 62	involvement-contention, 246
maximum number of edges, 45	nonaligned, 205
Distance vector, see Dependence, distance	on a processor, definition, 245
vector	on route, 204–208
Distributed memory, see Memory,	order, 211, 217, 254
distributed	packet view, 206
Divide-and-conquer, 25	
DLS, see Dynamic level scheduling	provisional, 252
DMA, see Direct memory access	Edge zeroing, 123–124
Dominant sequence, 132–135	implicit, 124, 129
definition, 132	multiplicity, 124
DRT, see Data ready time	edge, 124, 128
DSC, see Dynamic sequence clustering	node, 124, 135
DSH, see Duplication scheduling heuristic	path, 124, 127
Duplex	Efficiency, 222
full, 189, 193	Elitism, 176, 181
half, 192, 193	Embedded systems, 154
Duplication scheduling heuristic (DSH),	Encoding
138, 153	permutation, 172
Dynamic level scheduling (DLS), 115, 118,	value, 172
158, 190	End technique, 109–111
Dynamic sequence clustering (DSC), 137	definition, 110
	optimal, 110
Earth Simulator, 9	Estimated parallel time (EPT), 123
Eccentricity, 13	ETF (earliest time first), 115, 118
(E)CPFD ((economical) critical path fast	Evaluation, 171
duplication), 149, 153	Evolution, 170, 177
Edge, 40	Execution
counter directed, 193	order, 23, 52
directed, 41	self-timed, 60
finish time, 78, 247	time, 155
contention model, 210	average, 155
cost free communication, 87	
finish time on link, 203	
finish time on processor, 253	Fast Fourier transform (FFT), 38
provisional, 253	Feasibility, 55
incident on, 41	Feasible, 106. See also Schedule,
order	feasible
dynamic, 132	FG, see Flow graph
static, 130–131, 144	FIFO, see First in first out
parallel, 57	Finish time, see Edge; Node; Processor
selection, 134	Finish time minimization, 157
start time on link, 203	First in first out, 46, 60
start time on processor, 240	Fitness function, 171, 176–177
undirected, 41	definition, 176
weight, 50, 57, 62, 210, 247	Flow control, 202

Flow graph (FG), 56–62	interval-ordered, 162
definition, 57	join, 160
feasible, 58	model, 40, 49
to iteration DG, 66	parallel, 162
to task graph, 64-65	path, see Path
Flynn's taxonomy, 7–9, 25	pictorial representation, 41
Forest, 160	send, see Graph, fork
opposing, 160	series, 162
Fully connected processors, 76, 188	series-parallel, 161
runy connected processors, 70, 100	size, 51, 55, 63
	sparse, 45
GA, see Genetic algorithm	subgraph, 70
γ field, 163	task, see Task graph
Gantt chart, 81	topology, see Topology graph
Gap, 12	transformation, 64
Gap elimination, 253	*
Gene, 172	undirected, 41
Generalization, 164	maximum number of edges, 45
Generation, 170	undirected topology, see Undirected
Genetic algorithm (GA), 170–182	topology graph
basics, 171–172	Gray code, 17
complexity, 181	Greedy algorithm, 113
involvement-contention model, 261	H 00HPD 156
	H-SCHED, 156
node duplication, 186	Heap, 115
Genetic involvement-contention scheduling	Heterogeneity
(GICS), 261	communication network, 188
Grain packing, 138	consistent, 156, 197
Grained, 55	functional, 154, 191
coarse, 25, 101	inconsistent, 156, 197
fine, see Grained, small	link, 197
medium, 25	uniform, 156
small, 25	unrelated, 156
Granularity, 24, 49, 51, 55, 101–105, 107,	Heterogeneous processors, 154–159, 181
165	Hierarchical graph, 70
coarse, 163, 165	Hitachi S-3600, 8
weak, 101–103, 107	HLF (highest level first), 117
Graph, 40–73	HLFET (highest level first with estimated
acyclic, 42, 58, 62	times), 117
basic concepts, 40–49	Homogeneous system, 55, 76
bipartie, 162	Hop, 190, 199–200
chain(s), 91, 160	HP SuperDome series, 11, 19, 20
computer representation, 43–45, 51	HPF, 232
conversion, 64	Hypercube, 17
dense, 45	dimension, 17
dependence, see Dependence graph	Hyperedge, 194
directed, 41, 47	adjacency, 201
maximum number of edges, 45	Hypergraph, 194
directed acyclic, see Directed acyclic	Hypertool, 183
graph	71
elementary algorithms, 46–49	IBM
flow, see Flow graph	Blue Gene/L, 11, 17, 21, 231
fork, 83, 160	RS/6000 SP-SMP, 19–20
fork-join, 106, 161	SP-2, 199, 231, 234
harpoon, 161	IC-SCHED, 249
r, 1	

Idle, 146, 149	ISH, see Insertion scheduling heuristic
Idle time interval, 208, 244	Iteration, 32, 57, 64
if-statement, 35, 49	number of, 58, 68
ILP, see Integer linear program	space, 55
Index, 32	Iteration dependence graph, 53–55
bound, 58	computer representation, 55
variable, 30	dimension, 53, 66
vector, 34	granularity, 55
Insertion into gaps, 254	irregular, 53
Insertion scheduling heuristic (ISH),	projection, 66
138, 149	regular, 54
Insertion technique, 145–149	to flow graph, 66
definition, 148	Iteration-driven execution model, 57
end technique, 148	Iterative
Instance, 34, 53, 58, 59	block, 27
Instruction	kernel, 64
flow, 7	Iterative data-flow program, 61
stream, 7, 51	Iterative task graph (ITG), 61
Integer linear program (ILP), 138, 182	reductive task graph (110), or
Integer programming, 35	
Intel Paragon, 11, 17, 195	KNAPSACK, 89
Intel Pentium, 8	
Interiteration, see Communication;	
Dependence	LAN (local area network), 37, 195
Intermediate node, 20	Latency, 12, 199
Intermediate representation, 55	Leaf node, 20
Intraiteration, see Communication;	Level bound, 97
Dependence	Linear algebra, 27
Intree, 153, 160	Link, 13, 190, 196
Involvement, 187, 229, 238, 249	directed, 193, 196
characteristic, 232–236	heterogeneous, 207
direct, 233	multidirectional, 196
function, 245	Link set, 196
length, 233	List scheduling, 108–119
type, 229, 232	clustering, see Clustering, list scheduling
Involvement scheduling, 238–250	contention aware, 216, 218–220
algorithmic approaches, 257	complexity, 219
causality condition, 242	example, 218
edge scheduling, see Edge	dynamic priorities, 114–115
scheduling	complexity, 114–115
experimental results, 263	example, 111
genetic algorithm, 261	involvement-contention, 257, 261
heuristic, 229, 232, 257, 264	complexity, 261
list scheduling, see List scheduling,	example, 259
involvement-contention	with processor allocation, 262
node-edge order, 242	node insertion, 148–149
nonaligned, 243	complexity, 149
NP-completeness, 248, 250	simple, 108
order overhead-involvement, 242	complexity, 112
priority schemes, 260	with processor allocation, 119
two-phase, 261	involvement-contention, 262
Involvement-contention model, 238	Load balance, 180
homogeneous system, 240	Load balancing, 139
task graph, 247	LogGP, 237

LogP, 12, 189, 228, 235–237 generalized, 237	Message, 193 long, 237
scheduling, 238	size, 13
Lookahead technique, 137	Message passing, 9
Loop, 32–35, 49, 53, 56	architecture, 10, 76
body, 32, 54, 64–65	Message passing interface (MPI), 222, 231
double, 34, 54	MH, see Mapping heuristic
instance, 32	MIMD, see Multiple instruction multiple
kernel, 32, 54, 65	data
double, 34	MISD, see Multiple instruction single data
nest, 34, 54	MMX, 8
stride, 35	Mobility directed (MD), 139, 149
transformation, 55	Model
	asynchronous, 13
Makespan, 80	synchronous, 12
Mapping, 23, 51, 61, 75, 118, 120, 254	Modified critical path (MCP), 117, 137
load minimization, 140	MPI, see Message passing interface
wrap, 140	MPP, see Massively parallel processors
Mapping heuristic (MH), 190	Multigraph, 57
Massively parallel processors (MPP), 11	Multiple instruction multiple data (MIMD)
Matrix–vector multiplication, 25, 27	8, 69
MCP, see Modified critical path	Multiple instruction single data (MISD), 7
MD, see Mobility directed	Multiprocessor
Meander, 183	centralized shared-memory, 9
Meiko CS-2, 231	distributed memory, 10
Memory	distributed shared-memory, 10
	_
access policy, 9, 11	Mutation, 170–171, 179–180
access time, 9	node list, 180
architecture, 9–11	processor allocation, 179–180
centralized, 9	swap, 179–180
concurrent access, 11–12	NEG GW (0
distributed, 9	NEC SX-6, 9
exclusive access, 12	Network, 13–22
hierarchy, 10	binary tree, 20, 195
local, 10, 13	blocking, 15, 19
location, 9	butterfly, 19
organization, 9, 11	capacity, 13, 237, 238
remote, 10	cost free, 86
shared, 9	degree, 13
Memory architecture, 51	diameter, 13
Memory bank, 20	dimension, 15, 17
Mergesort, 79, 115, 140	direct, 13
Mesh, 15	dynamic, 18-22, 194
acyclic, 15	properties, 21
bisection width, 17	fat tree, 21
cyclic, 15	fully connected, 14, 209, 220
degree, 15	grid, 15
diameter, 15	hardware costs, 14
dimension, 15	hypercube, 17
grid, 15	indirect, 13, 18
linear, 15	interface, 189, 195
ring, 15	linear, 15
torus, 15	mesh, 15
	model, 192–202
wrapped, 15	1110uci, 172-202

Network (continued)	primary candidate, 152
modular topology, 18	redundant node removal, 154
multistage, 19	Node order anomaly, 151–152
nonblocking, 15, 18	Node-processor pair, 114
omega, 19	Nonbacktracking, 124
ring, 15, 193	Nonblocking, 243, 246, 264
star, 214, 220	Nonuniform, 33
static, 13–18	Nonuniform memory access (NUMA),
,	10, 76
properties, 16	NP-complete, 82
subtopology, 18	strong sense, 83
topology, 13, 187	weak sense, 84
torus, 15	NP-completeness, 82
tree, 20	•
type, 13	strong sense, 84
vertex, 196	weak sense, 84, 106
Node, 49. See also Vertex	NUMA, see Nonuniform memory access
branch, 49	Off : 171
fictive, 147	Offspring, 171
finish time, 77	One-port model, 189, 196, 214
heterogeneous processors, 155	One-sided, 229–230
free, 109	OpenMP, 232
definition, 109	Operator, 171
partially, 137	Optimality criterion, 163
grain, definition, 101	Orchestration, 23, 120, 138
input, 49	OREGAMI, 183
level, 95	Outtree, 153, 160
computation, 96	Overhead, 12, 232, 239, 249
computing, 99	function, 245
examples, 99	length, 233
order, 119	Overlap, 78, 231
*	
optimal, 85, 111	Packet, 199
ordering, 130	dropping, 202
out-degree, 152	Parallax, 183
output, 49	Parallel
priority, 115–118	computation, 49
dynamic, 114, 117–118	time, 222
start times, 117	Parallel architecture, 7–13, 51
static, 114–117	Parallel computer, 7
tie(s), 116–117, 142	Parallel programming, 22
ready, 117, 119	Parallel random access machine
redundant, 154	(PRAM), 12
root, 160	Parallel system, 7, 11. See also Target
sink, 93	parallel system
source, 93	consistent, 156
start time, 75	dedicated, 76, 86
duplication, 151	inconsistent, 156
strictness, 49, 52, 58, 60, 78	uniform, 156
type, 49	unrelated, 156
weight, 50, 62	Parallelism, 24, 49
Node duplication, 150–154	inherent, 24
clustering, 138–139	Parallelization, 22–24
contention model, 226, 227	hardware-oriented, 61
heuristic, 153–154	loop, 53
	100р, 00

manual, 28	Processor, 9, 13, 189, 196
process, 23–24	active, 230
technique, 28	allocation
tool, 182	definition, 75
Parallelizing compiler, 28, 31, 53, 55	optimal, 85
Parent, 43	available, 85, 90
Partial order, 23, 52	dedicated, 76, 87
Partial representation, 55	dual, 197
Partially connected processors, 181	environment, 159
PARTITION, 84, 106	functional capability, 154
3-PARTITION, 83	heterogeneous, see Heterogeneous
Partitioning	processors
input data, 25	idle, 146
intermediate data, 25	involvement, see Involvement
output data, 25	number, 28, 159
Passive wait, 246	fixed, 159
Path, 41	unlimited, 85, 89, 159
bottom, 95, 100	passive, 231
contains, 41	physical, 120
critical, see Critical path	speed, 154
cycle, see Cycle	used, 86, 90
length, 42, 248	definition, 80
allocated, 93, 117	virtual, 120, 191
computation, 92	Processor allocation, 75, 118, 261
in task graph, 92	node duplication, 151
with overhead, 248	Processor finish time, 80
level, 97	Processor heterogeneity, 154–155
shortest, 46	Processor network, 13, 21
simple, 42	Program, 22
subpath, 42	execution, 50
top, 96, 100	feasible, 58, 59, 62
PE, see Processing element	definition, 52
Perfect shuffle, 19	lemma, 52
Performance bottleneck, 22	formulation, 28
Point-to-point, 193	input, 63
Polynomial time, 82	linear, 32
Population, 170, 171	model, 49
initial, 176	transformation, 51, 55
size, 176	Programming
PowerPC, 8	message passing, 11, 77
PRAM, see Parallel random access	model, 11–13, 51
machine	paradigm, 11–13, 29
Precedence constraint, 22, 52, 160	shared memory, 11
Precedence order, 31, 52, 78	technique, 24
Precedence relation, 160	Projection, 59, 66
Predecessor, 42	linear, 67, 127
Preemption, 105, 159	PVM, 232
Preemptive, 76, 87	PYRROS, 183
Problem	
instance, 159	Queue, 46, 60
type, 159	priority, 115
Processing element (PE), 8	1
Processing node, 20	r-SCT, 163
Processing speed, 155	Retiming, 61
U 1 / -	· ·

Reachable, 43	complexity, 158-170
Real time, 154	heterogeneous processors, 170
Real time system, 191	with communication costs, 82–86,
Reassignment, 31	165–168
Receive, 11	with node duplication, 168–170
Receiving, 12	without communication costs, 88–92,
	165
Recursive algorithm, 46 Reduction, 164	condition, 147
	contention aware, <i>see</i> Contention aware
graph, 164	
Regularity, 51	scheduling
Reordering, 53	direct, 251
Reproduction, 177–180	dynamic, 74
Rescheduling, 149, 254	entering edges, 251
Root node, 20	framework, 74
Round robin, 166	fundamentals, 74–76
Route, 18, 200, 204	heterogeneous processors, 157–158
Routing, 198, 202	heuristic, 157–158
adaptive, 198	involvement, see Involvement scheduling
algorithm, 198, 200	list, see List scheduling
complexity, 201	node, involvement-contention model, 247
cut-through, 199	NP-completeness, 83, 85
delay, 199, 200	contention model, 211
dimension ordered, 201	heterogeneous processors, 156
minimal, 201	involvement-contention model, 248
nonadaptive, 198	unlimited number of processors, 85
static, 198	without communication costs, 89
store-and-forward, 199, 209	optimal, unlimited processors, 90
Runtime, 74	phase two, 119
,	problem, 82
	general, 75
Safeguard, 179	process, 82
Scalability, 11	static, 74
Scalable coherent interface (SCI), 17, 193	tool, 182
Scalar, 32	trade-off, 82
SCHED, 83	two-phase, 118
SCHED-C0, 89	with communication costs, 76–86
Schedule	with processor allocation, 118–119, 254
accuracy, 222	without communication costs, 86–92
compaction, 253	SCI, see Scalable coherent interface
condition	Scientific computing, 25
data ready time constraint, 80	SCT, see Small communication time
exclusive processor allocation, 77	Seed, 176
link constraint, 202	Selection, 171, 180–181
precedence constraint, 78, 151	roulette wheel, 181
definition, 75	tournament, 180
example, 81–82, 87–88	Self-loop, 41
execution time, 222	Send, 11
feasible, 79	Sending, 12
implicit, 122–123	Sequent NUMA-Q, 11
length, 80	Sequential computer, 7
optimal, 82	Sequential implementation, 22
partial, 92, 109	Sequential order, 49, 91
Scheduling, 23, 24, 51, 61	Sequential program, 28
communication contention in, 187–226	Sequential programming, 22

Sequential time, 81	Synchronization, 11, 60
SFG, see Signal flow graph	Synchronous, 61
SGI Origin, 11, 17, 19, 230	
Shared memory, see Memory, shared	
get, 230	Target parallel system, 28, 76
put, 230	classic model, 76
Signal flow graph (SFG), 61	contention model, 209
Signal processing, 27, 55	cost free communication, 86
SIMD, see Single instruction multiple data	heterogeneous processors, 155
Simulated annealing, 170	involvement-contention model, 238
Single instruction multiple data (SIMD), 8,	Target system, 50
25, 55	Task, 22, 30, 49
Single instruction single data (SISD), 7	characteristic, 159
Single processor, 22	independent, 160
Single program multiple data (SPMD), 9,	Task duplication, 163
55, 69	-
SISD, <i>see</i> Single instruction single data	Task graph, 2, 40, 62–69 bottom of, 96
Slot, 147	
Small communication time (SCT), 163	contention model, 210
SMP, see Symmetric multiprocessors	costs, 158
Software layer, 231	definition, 62
Software pipelining, 54, 61	granularity, 101
sp-graph, see Graph, series-parallel	involvement-contention model, 245, 247
Speed, 155	kernel, 65, 66
relative, 156	limitations, 68
Speedup, 222	motivations, 68
SPMD, see Single program multiple data	properties, 92–105
SSE, 8, 154, 156	sample, 62
	scheduled, definition, 132
Start time, see Edge; Node; Processor	simplified, 62
Start time minimization, 111–114	structure, 158
Start time order, 78 Statement 30, 32, 35, 40, 51, 52	to dependence graph, 64
Statement, 30, 32, 35, 49, 51, 53	top of, 96
conditional, 29, 50	unrolled, 65
Steps of refinement, 121	weak granularity, definition, 102
Stochastic search, 170	Task Grapher, 183
Subscript, 34	Task interaction graph (TIG), 70
function, 55	Task scheduling, see Scheduling
Subtask, 22	TCG, see Temporal communication graph
Subtask decomposition, 23–29, 138	TCP/IP, 229, 231
Successor, 42	Technique, 51
Sun Enterprise, 11	Temporal communication graph (TCG), 70
3500, 221	Thinking Machines CM-5, 11
10000, 11, 19–20	Third party, 229
Sun Fire E25K, 19–20	Thread, 49
Survival of the fittest, 171, 180	TIG, see Task interation graph
Switch, 13, 18, 194–195, 197	Token, 60
implicit, 14, 195	Top level, 95, 107
internal, 18	
vertex, 194, 197	computation, 96
Switching	Topological order, 47, 52, 78, 89
circuit, 199	definition, 47
packet, 199	lemma, 47
strategy, 199	Topological sort algorithm, 48
Symmetric multiprocessors (SMP), 9	Topology, star. 223

296 SUBJECT INDEX

Topology graph, 192–197	Vector
breath first search, 201	architecture, 8
definition, 196	machine, 8
shortest path, 201	processor, 8
symmetric, 220	Vertex, 40
Tree, 160	adjacent, 41, 201
Triplet, 83	degree, see Degree
Two-sided, 229	destination, 41
	distance, 13, 46
Unit communication time (UCT), 163	entry, 43
Unit execution time (UET), 153, 163	exit, 43
Uniform memory access (UMA), 9, 76	origin, 41
Undirected topology graph, 189	relationships, 42
Unfolding, 59, 61	in cycle, 43
Unrolling, 59, 65	sink, 43
partial, 66	source, 43
1,	Virtual edge, definition, 132
37 ' 11	VLSI, 55, 61, 67, 127
Variable	von Neumann model, 7, 12
array, 32	
boolean, 36	Wrap around, 20
input, 55	,
renaming, 31	7 224
reuse, 31	Zero-copy, 234