
SystemC and Virtual Prototyping





SYSTEM C[™]


1		User Libraries											
	Transaction Level Modeling (TLM)	Sockets & Generic Payload	Blocking & Non- Blocking	Temporal Decoup- ling &	Phases	Payload Exten-	SystemC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)			
	action (DMI		sions	Syste	Linear D	Linear DAE solver				
	Trans							Synchronization layer					
		Predefined Primitive Channels: Mutexes, FIFOs & Signals											
	SystemC	Simulation Kernel		Me	Methods & Threads			nannels & Interface		Data Types: Logic, Integers,			
	S			Eve	Events, Sensitivity & Notifications					dpoint & tingpoint			
Ś						C-	L - L						

man min me


SYSTEM C[™]

User Libraries											
Level Modeling TLM)	Sockets & Generic	Blocking & Non-	Temporal Decoup- ling &	Phases	Payload Exten-	emC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
action (Payload	Blocking	DMI		sions	Syste	Linear D.	AE solver	Scheduler		
Lans							Synchronization layer				
	Predefined Primitive Channels: Mutexes, FIFOs & Signals										
ystemC	Simulation		Me	Methods & Threads			annels & Interface	2 5.0	Data Types: Logic, Integers,		
S	Kε	ernel		Events, Sensitivity & Notifications			odules & Hierarch		Fixedpoint & Floatingpoint		
	SystemC Iransaction Level Modeling (TLM)	System C		Pred Me Simulation Kernel Eve	Predefined Print Methods & The Simulation Kernel Events, Sensition	Sockets & Blocking & Decoupling & Phases Extensions Predefined Primitive Characteristics Simulation Kernel Sockets & Decoupling & Decoupling & DMI Phases Extensions Predefined Primitive Characteristics Methods & Threads Events, Sensitivity &	Sockets & Blocking & Decoupling & DIMI Sockets & Non-Blocking DIMI Phases Payload Extensions Predefined Primitive Channels: Methods & Threads Change of the property of t	Sockets & Blocking & Decoupling & Decoupling & DMI Phases Extensions Payload Extensions Predefined Primitive Channels: Mutexes, FIFOs & Methods & Threads Channels & Interface Modules & Hierarch Simulation Kernel Events, Sensitivity & Modules & Hierarch	Sockets & Blocking & Temporal Decoupling & Non-Blocking Payload Extensions Predefined Primitive Channels: Mutexes, FIFOs & Signals Methods & Threads Simulation Kernel Events, Sensitivity & Modules & Hierarchy Float Float Linear Signal Flow (LSF) Linear DAE solver Synchronization layer Channels & Interfaces Dat Logic Fixed Modules & Hierarchy Modules & Hierarchy Float		

How to build a virtual Smartphone?



Typical Smartphone SoC



Recap: Accuracy vs. Speed Trade-Off




Recap: Accuracy vs. Speed Trade-Off


E.g. RTL Simulations:

- VHDL / Verilog / SystemC
- Very accurate
- Very very very ... slow
- Inflexible

E.g. System Level Simulations:


- Fast
- Large flexibility
- Inaccurate









Remember: Cycle Accurate Simulation




- RTL models can have thousands of pins
- Simulate all events on all pins
 - RTL bus access has ~75 events



Transaction Level Modeling (TLM)



- Reduce structural accuracy by replacing signals by single function calls
 - e.g. AXI/AHB require more than 100 signals
- TLM is communication centric.
 - Concentrate only on the important events
 - i.e. the Transacitons
 - TLM bus access has 1-4 events
- TLM Simulations 100-10,000 times faster than RTL



Transaction: A custom TLM Implementation

```
#include <iostream>
#include <systemc.h>
                                                        Try code on github:
#include <queue>
                                                      https://github.com/TUK-
                                                 SCVP/SCVP.artifacts/tree/master/custom tlm
using namespace std;
enum cmd {READ, WRITE};
                                               Producer
struct transaction {
                                                (CPU)
    unsigned int data;
    unsigned int addr;
                                                                       Consumer Module as
    cmd command;
                                                                       Hierarchical Channel
};
class transactionInterface : public sc interface {
    public:
    virtual void transport(transaction &trans) = 0;
};
```


Transaction: A custom TLM Implementation

```
SC MODULE(PRODUCER)
       sc port< transactionInterface > master;
       SC CTOR(PRODUCER)
           SC THREAD(process);
       void process()
           for(unsigned int i=0; i < 4; i++) {</pre>
               wait(1,SC_NS);
               transaction trans;
               trans.addr = i;
Write
               trans.data = rand();
               trans.command = cmd::WRITE;
               master->transport(trans);
           for (unsigned int i=0; i < 4; i++) {
               wait(1,SC NS);
               transaction trans;
               trans.addr = i;
Read
               trans.data = 0;
               trans.command = cmd::READ;
               master->transport(trans);
               cout << trans.data << endl;</pre>
```


```
class CONSUMER : public sc_module,
                 public transactionInterface
    private:
    unsigned int memory[1024];
    public:
    SC CTOR(CONSUMER) {
        for(unsigned int i=0; i < 1024; i++) {</pre>
            memory[i] = 0; // Initialize memory
    }
    void transport(transaction &trans) {
        if(trans.command == cmd::WRITE) {
            memory[trans.addr] = trans.data;
        else /* cmd::READ */ {
            trans.data = memory[trans.addr];
};
int sc main(...) {
    PRODUCER cpu("cpu");
                                    The Produce is
    CONSUMER mem("memory");
                                     active, the
    cpu.master.bind(mem);
                                     consumer is passive
    sc start();
    return 0;
```

TLM Basic Concept

TLM2.0 Interoperability Layer:




TLM Use Cases / Timing Accuracy




SYSTEM C

User Libraries Transaction Level Modeling Electrical Linear Timed Data Linear Signal **SystemC AMS Networks** Flow (LSF) Flow (TDF) Sockets Blocking **Temporal** Payload (ELN) Decoup-Phases ling & Blocking Payload DMI Linear DAE solver Scheduler Synchronization layer Predefined Primitive Channels: Mutexes, FIFOs & Signals Methods & Threads Channels & Interfaces Data Types: Simulation Logic, Integers, Kernel Fixedpoint & Events, Sensitivity & Floatingpoint Modules & Hierarchy **Notifications**

TLM Coding Styles and Mechanisms



TLM Coding Styles and Mechanisms



Coding Styles in TLM

Loosely-Timed (LT):



- As fast as possible
- Sufficient timing detail to boot
 OS and run multicore systems
 and to <u>develop SW</u> or drivers
- Processes can run ahead of simulation time (temporal decupling)
- Each transaction completes in one <u>blocking</u> function call
- Usage of Direct Memory Interface (DMI) e.g. for boot process

Approximately-Timed (AT):




- Accurate enough for performance modelling
- Sufficient for architectural HW design space exploration
- Processes run in lockstep with simulation time
- Each transaction has usually 4 timing points i.e. 4 function calls (extensible if required, also less possible); non-blocking behavior
- More detailed than LT and therefore also slower than LT



SYSTEM C[™]

	User Libraries											
Transaction Level Modeling (TLM)	<u>Sockets</u> & Generic	Blocking & Non-	Temporal Decoup- ling &	Phases	Payload Exten-	emC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)			
saction (Payload	Blocking	DMI		sions	SystemC	Linear D	AE solver	Scheduler			
Trans							Synchronization layer					
	Predefined Primitive Channels: Mutexes, FIFOs & Signals											
SystemC	Simı	ulation	Me	Methods & Threads			nannels & Interfac	2 5.0	Data Types: Logic, Integers,			
S	Kernel			Events, Sensitivity & Notifications			odules & Hierarch		Fixedpoint & Floatingpoint			
8												


Initiators, Targets and Interconnect



- TLM components are divided into Initiators, Targets and Interconnect components:
 - A initiator initiates (construct and send) new transactions
 - A target is a module that acts as the end point for a transaction. It executes requests from an initiator and send responses
 - An interconnect component forwards and routes transaction objects between initiators and targets
- Transactions are sent through initiator sockets (■) and received through target sockets (□)
- References to the object are passed along the forward and backward paths:
 - LT uses Forward and Return Path
 - AT uses Forward, Backward and Return Path



Initiator and Target Sockets



- Target port <u>must</u> implement tlm_fw_transport_if methods
- Initiator <u>must</u> implement tlm_bw_transport_if methods
- b_transport and mem_ptr functions are used for LT modeling
- nb_transport functions are used for AT modeling



SYSTEM C[™]

		User Libraries										
Level Modeling	iransaction Level Modeling (TLM)	Sockets & <u>Generic</u>	Blocking & Non-	Temporal Decoup- ling &	Phases	Payload Exten-	mC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
	action (<u>Payload</u>	Blocking	DMI		sions	SystemC	Linear D.	AE solver	Scheduler		
	Irans							Synchronization layer				
		Predefined Primitive Channels: Mutexes, FIFOs & Signals										
	SystemC	Simu	ılation	Me	thods & Th	nreads	Ch	nannels & Interface	2 0.1	Data Types: Logic, Integers,		
	Ś	Ke	ernel		Events, Sensitivity & Notifications			odules & Hierarch		Fixedpoint & Floatingpoint		

Generic Payload

- The generic payload is designed to include typical attributes of memory mapped busses (e.g. AXI, AHB, etc.)
- It can supports
 - READ and WRITE transactions
 - Byte enables
 - Single word transfer
 - Burst transfer
 - Streaming transfer
- Extensions can be used to carry further metadata or to model more complex bus and NoC protocols and maintain 100% compatibility because they are ignorable
- Very efficient implementation for simulation speed

Generic payload object

Command
Address
Data
Byte Enables
Response Status

Extensions



Generic Payload Attributes

Attribute	Туре	Modifiable?
Command	tlm_command	No
Address	uint64_t	Interconnect Only
Data Pointer	unsinged char *	No (array yes)
Data Length	unsigned int	No
Byte Enable Pointer	unsigned char *	No
Byte Enable Length	unsinged int	No
Streaming Width	unsigned int	No
DMI Hint	bool	Yes
Response Status	tlm_response_status	Target Only
Extensions	<pre>(tlm_extension_base*)[]</pre>	Yes

- Initiator should initialize attributes before sending the transaction object
- Set-Methods like set_address() etc. are provided
- The majority of the attributes must not be changed by Interconnects & Targets



SYSTEM C[™]

	User Libraries											
l evel Modeling	ransaction Level Modeling (TLM)	Sockets & Generic	Blocking & Non- Blocking	Temporal Decoup- ling &	Phases	Payload Exten-	SystemC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
action		Payload		DMI		sions	Syste	Linear D	AE solver	Scheduler		
Trans								Synchronization layer				
		Predefined Primitive Channels: Mutexes, FIFOs & Signals										
	SystemC	Simulation Kernel		Me	Methods & Threads			nannels & Interface	2 5.1	Data Types: Logic, Integers, Fixedpoint & Floatingpoint		
	S				Events, Sensitivity & Notifications			odules & Hierarch				

Building a Blocking (LT) Initiator



```
class Initiator: sc module, tlm::tlm bw transport if<> {
    public:
   tlm::tlm initiator socket<> iSocket;
    SC CTOR(Initiator) : iSocket("iSocket") {
        iSocket.bind(*this);
       SC THREAD(process);
    }
                                         Write to memory
    void process() {
        for (int i = 0; i < 4; i++) {
            tlm::tlm generic payload trans;
            unsigned char data = rand();
            trans.set address(i);
            trans.set data length(1);
            trans.set command(tlm::TLM WRITE COMMAND);
            trans.set data ptr(&data);
            sc time delay = sc time(0, SC NS);
            iSocket->b transport(trans, delay);
            wait(delay);
                                         Read from memory
        for (int i = 0; i < 4; i++) {
            tlm::tlm generic payload trans;
            unsigned char data;
            trans.set address(i);
            trans.set data length(1);
            trans.set command(tlm::TLM READ COMMAND);
            trans.set data ptr(&data);
            sc time delay = sc_time(0, SC_NS);
            iSocket->b transport(trans, delay);
            wait(delay);
    }
```



Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm lt initiator target

31



Building a Blocking (LT) Target



```
class Target:sc module, tlm::tlm fw transport if<> {
    private:
   unsigned char mem[1024];
    public:
   tlm::tlm target socket<> tSocket;
   SC_CTOR(Target) : tSocket("tSocket") {
       tSocket.bind(*this);
   void b transport(tlm::tlm generic payload &trans,
                     sc_time &delay)
   {
      if(trans.get address() >= 1024){
        SC REPORT FATAL(this->name(),"Out of Range");
       if(trans.get_command() == tlm::TLM_WRITE_COMMAND)
        memcpy(mem+trans.get address(), // destination
                trans.get data ptr(),
                                       // source
               trans.get_data_length()); // size
      } else {
        memcpy(trans.get_data_ptr(),
                                         // destination
                mem+trans.get address(), // source
               trans.get data length()); // size
       delay = delay + sc_time(40, SC_NS);
```

```
// Dummy method
    virtual tlm::tlm sync enum nb transport fw(
            tlm::tlm generic payload& trans,
            tlm::tlm phase& phase,
            sc time& delay )
                                     Must be
       return tlm::TLM ACCEPTED;
                                     implemented
    // Dummy method
    bool get direct mem ptr(
         tlm::tlm generic payload& trans,
         tlm::tlm dmi& dmi data)
    {
        return false;
    // Dummy method
    unsigned int transport dbg(
        tlm::tlm generic payload& trans)
    {
        return 0;
};
```

Binding Target and Initiator



```
int sc_main (...)
{
    Initiator * cpu = new Initiator("cpu");
    Target * memory = new Target("memory");

    cpu->iSocket.bind(memory->tSocket);

    sc_start();
    return 0;
}
```

Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm_lt_initiator_target

Summary:

- Initiator and target ports are derived from sc_port and sc_export
- b_transport uses call by reference to transfer the transaction object (from tlm_generic_payload class)
- The key idea of timing annotation is that the recipient is obliged to behave as if it had received the transaction at time sc_time_stamp() + delay
- All virtual methods must be implemented
- Transaction objects should be reused to avoid always new allocations



Error Handling for b_transport

enum tlm_response_status	Meaning
TLM_OK_RESPONSE	Successful transmission
TLM_INCOMPLETE_RESPONSE	Transaction not delivered to the target (default)
TLM_ADDRESS_ERROR_RESPONSE	Unable to work with given address
TLM_COMMAND_ERROR_RESPONSE	Unable to execute command (e.g write to ROM)
TLM_BURST_ERROR_RESPONSE	Unable to work with given datalength
TLM_BYTE_ENABLE_ERROR_RESPONSE	Unabel to work with byte enable
TLM_GENERIC_ERROR_RESPONSE	Any other error

- Initiator should set response status to TLM_INCLOMPLETE_RESPONSE (default)
- Targets modify the response status
- Initiator checks status of transaction when it is completed (e.g. after b transport)



Error Handling for b_transport




```
class exampleInitiator: sc module,
tlm::tlm bw transport if<>
  private:
   void process()
     iSocket->b transport(trans, delay);
     if(trans.is response error())
         SC REPORT FATAL(name(), "Error")
          Detailed check can be done with
         trans.get response status()
};
class exampleTarget : sc module,
tlm::tlm fw transport if<>
   unsigned char mem[512];
   public:
   tlm::tlm target socket<> tSocket;
   SC CTOR(exampleTarget) : tSocket("tSocket")
      tSocket.bind(*this);
```

```
void b transport(... &trans, ... &delay)
      if (trans.get address() >= 512) {
          trans.set response status (
              tlm::TLM ADDRESS ERROR RESPONSE );
          return:
      if (trans.get data length() != 4) {
          trans.set response status (
              tlm::TLM BURST ERROR RESPONSE );
      if (byt) {
          trans.set response status (
              tlm::TLM BYTE ENABLE ERROR RESPONSE );
          return:
      if(trans.get command() == tlm::TLM WRITE COMMAND) {
         memcpy(...);
      else {
         memcpy(...);
      delay = delay + sc time(40, SC NS);
      trans.set response status ( tlm::TLM OK RESPONSE );
};
```

Blocking Transport (LT)






Calling wait() results in a context switch! → bad for simulation speed



Blocking Transport (LT)






Initiator should use a local time variable and should call wait()! → Less context switches

Chaining b_transport Calls






Building an Interconnect Component



```
class Interconnect : sc module,
                         tlm::tlm bw transport if<>,
                         tlm::tlm fw transport if<>
        public:
        tlm::tlm initiator socket<> iSocket[2];
        tlm::tlm target socket<> tSocket;
        SC CTOR(exampleInterconnect)
          tSocket.bind(*this);
          iSocket[0].bind(*this);
          iSocket[1].bind(*this);
        void b transport(
            tlm::tlm generic payload &trans,
            sc time &delay)
                                                 Annotate
          delay = delay + sc time(40, SC NS);
                                                 Bus Time
          if(trans.get address() < 512) {</pre>
            iSocket[0]->b transport(trans, delay);
          else {
Modify
            trans.set address(trans.get address() - 512);
address
            iSocket[1]->b transport(trans, delay);
        ... // Dummy Methods
   } ;
```

```
int sc main (int attribute ((unused)) sc argc,
            char attribute ((unused))
*sc argv[])
   Initiator * cpu
                      = new Initiator("cpu");
   Target * memory1 = new Target("memory1");
   Target * memory2 = new Target("memory2");
   Interconnect * bus = new Interconnect("bus");
   cpu->iSocket.bind(bus->tSocket);
   bus->iSocket[0].bind(memory1->tSocket);
   bus->iSocket[1].bind(memory2->tSocket);
    sc start();
   return 0:
```



Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm_lt_initiator_intercon nect target




SYSTEM C[™]

User Libraries										
Sockets & Generic Payload	Blocking & Non-	Temporal Decoup- ling &	Phases	Payload Exten- sions	emC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
	Blocking	DMI			Syste	Linear D.	AE solver	Scheduler		
						Synchronization layer				
Predefined Primitive Channels: Mutexes, FIFOs & Signals										
Simi	ulation	Methods & Threads			Channels & Interfaces		2 5.1	Data Types: Logic, Integers,		
Kε	ernel		Events, Sensitivity & Notifications			odules & Hierarch		Fixedpoint & Floatingpoint		
	Simi	Sockets Blocking & & Generic Non- Payload Blocking Simulation Kernel	Prec Me Simulation Kernel	Predefined Prince Methods & The Simulation Kernel Events, Sensition	Sockets & Generic Payload Blocking Decoupling & DMI Phases Payload Extensions Predefined Primitive Chain Methods & Threads Simulation Kernel Events, Sensitivity &	Sockets & Blocking & Decoupling & Decoupling & DMI Phases Payload Extensions Predefined Primitive Channels: Methods & Threads Change of the Company of the Company of the Channels: Methods & Threads Change of the Channels: Methods & Threads Methods & Threads Methods & Threads Methods & Threads Methods & Threads	Sockets & Blocking & Non-Blocking Payload Extensions Phases DMI Phases DMI Electrical Linear Networks (ELN) Predefined Primitive Channels: Mutexes, FIFOs & Methods & Threads Methods & Threads Simulation Kernel Events, Sensitivity & Modules & Hierarch	Sockets & Generic Payload Phases DMI Phases DMI Phases DMI Phases DMI Electrical Linear Networks (ELN) Payload Extensions Payload Extensions Predefined Primitive Channels: Mutexes, FIFOs & Signals Methods & Threads Channels & Interfaces Date Linear Signal Flow (LSF) Linear DAE solver Synchronization layer Channels & Interfaces Date Logic Fixed Modules & Hierarchy Modules & Hierarchy Modules & Hierarchy Simulation Kernel Events, Sensitivity & Modules & Hierarchy Modules & Hierarchy Linear Signal Flow (LSF) Linear DAE solver Synchronization layer Methods & Threads Modules & Hierarchy Modules		

Temporal Decoupling






- Frequent context switches between processes has bad influence on sim.-speed
- In temporal decoupled simulation mode a process keeps control until a quantum is reached, then its switched to another process
- Processes can run ahead of time! Out-of-order execution! Synchronization!



Blocking Interface (LT) with Quantum





43

Quantum Keeper



```
class Initiator: sc_module,
                 tlm::tlm bw transport if<>
  private:
 tlm utils::tlm quantumkeeper quantumKeeper;
  public:
  tlm::tlm initiator socket<> iSocket;
  SC CTOR(exampleInitiator) : iSocket("iSocket")
    iSocket.bind(*this);
    SC THREAD(process);
    quantumKeeper.set_global_quantum(
      sc_time(1,SC_US)
                                       Static Method
    quantumKeeper.reset();
  void process()
    // Write to memory:
    for (int i = 0; i < 1024; i++) {
      tlm::tlm generic payload trans;
      unsigned char data = rand();
      trans.set address(i);
      trans.set_data_length(1);
      trans.set command(tlm::TLM WRITE COMMAND);
      trans.set_data_ptr(&data);
      sc time delay = quantumKeeper.get local time();
```


```
iSocket->b_transport(trans, delay);
// Anotate the time of the target
quantumKeeper.set(delay);

// Consume internal computation time
quantumKeeper.inc(sc_time(10,SC_NS));

if(quantumKeeper.need_sync())
{
    quantumKeeper.sync();
}

calls wait()
internally
}

// Dummy methods ...
};
```




Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm_guantum_keeper_

44




Quantum Keeper Variables and Methods




Quantum vs. Accuracy

SW


- Quantum is user configurable
- Trade-off between simulation speed and accuracy
- The smaller the quantum, the more accurate the simulation
- If target uses wait() internally, it should set the delay = SC_ZERO_TIME



Our Artifacts Example (i.7, MacOS):



A Closer Look on Functional Simulation Errors




Temporal Coupled (e.g. Cycle Accurate)

- I/O Device makes an Interrupt Request (IRQ)
- The Interrupt Service Routine (ISR) will be called a few cycles later

Temporal Decoupled Simulation

- I/O Device makes an IRQ
- The ISR will be called in the next Quantum






47

Checkpointing

The ability to save the state of a simulation and later pick up at the exact same point in time.



 Gläser et al. [4] presented in 2015 the idea of using checkpointing in order to rollback in simulation time and force an earlier synchronization to correct the occurred errors.

The Good Old fork()

- Parent Process


 fork()


 Parent Child
- fork() is a system call that allows a process in the OS to create a one-to-one copy of itself, called child.
- Supported by all OS: Linux, FreeBSD, macOS, ...
- Modern OS do not duplicate the complete memory space of a process.
- Instead they use the Copy-on-Write semantic:
 - The copy operation is deferred to the first write to a memory page
 - In other words: a memory page is only copied in the moment of the change

Can fork() be used as an efficient way for checkpointing in order to get an error free temporal decoupled simulation?


Speculative Temporal Decoupling using fork()

- Idea:
 - Use fork() to backup the simulation state
 - Execute the next quantum speculatively
 - In case of an error rollback in simulation time
 - Correct the timing error e.g. by temporary decreasing the quantum size
- Two approaches investigated:
 - **1. Naïve Approach** (Forking at each quantum)
 - 2. Lockstep Approach (Forking only in case of an error)
- Synchronization of parent and child is done with pipe (acts like a barrier)
- Details of the implementation are in the paper







Approach




Results for the Approach



- Example System with one CPU and I/O Device
- Interrupt rates between 1s 1ms
- Synchronization with wait()
- Synchronization with different quanta (0s, 1us, 10us)
- Errors = Number of missed IRQ events






IESE

SYSTEM C[™]

User Libraries										
Sockets & Generic Payload	Blocking & Non- Blocking	Temporal Decoup- ling & <u>DMI</u>	Phases	Payload Exten- sions	SystemC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
						Linear DAE solver		Scheduler		
						Synchronization layer				
Predefined Primitive Channels: Mutexes, FIFOs & Signals										
Simulation Kernel		Me	Methods & Threads			annels & Interface	2 5.1	Data Types: Logic, Integers, Fixedpoint & Floatingpoint		
			Events, Sensitivity & Notifications			odules & Hierarch				
	Simi	Simulation	Prec Me Simulation Kernel	Predefined Prince Methods & The Simulation Kernel Events, Sensition	Sockets & Generic Payload Blocking Blocking Blocking Blocking Phases Payload Extensions Predefined Primitive Character Methods & Threads Events, Sensitivity &	Sockets & Blocking & Non-Blocking Payload Extensions Predefined Primitive Channels: Methods & Threads Change Simulation Kernel Events, Sensitivity & Methods & Met	Sockets & Generic Payload Phases Blocking & Non- Blocking Phases DMI Phases Payload Extensions Predefined Primitive Channels: Mutexes, FIFOs & Methods & Threads Channels & Interface Modules & Hierarch Modules & Hierarch	Sockets & Generic Payload Phases DMI Predefined Primitive Channels: Mutexes, FIFOs & Signals Methods & Threads Simulation Kernel Electrical Linear Networks (ELN) Linear DAE solver Synchronization layer Methods & Threads Channels & Interfaces Modules & Hierarchy Modules & Hierarchy Modules & Hierarchy Electrical Linear Networks (ELN) Linear DAE solver Synchronization layer Modules & Hierarchy Fixed Modules & Hierarchy Modules & Hierarchy Modules & Hierarchy Modules & Hierarchy Modules & Hierarchy		

DMI (Direct Memory Interface)






- Bypasses the Interconnects (e.g. Bus or Cache) and all socket & transport calls!
- Gives an initiator a pointer to memory region in the target
- Target can give a hint to initiator that DMI is available
- Uses also generic payload, can use also extensions
- Target can invalidate DMI regions
- Gives higher simulation speed, e.g. for booting an OS ...



DMI (Direct Memory Interface)



bool get_direct_mem_ptr(tlm_generic_payload trans, tlm_dmi dmiData);



- Same routing as e.g. b_transport
- Class tlm_dmi:
 - unsigned char* dmi_ptr
 - uint64 start_address
 - uint64 end_address

- dmi_access_e granted_access
- sc_time read_latency
- sc_time write_latency



DMI Initiator

```
class Initiator: sc_module, tlm::tlm_bw_transport_if<> {
  bool dmi // set to false in the constructor;
 tlm::tlm dmi dmiData;
  . . .
  void process() {
   for (int i = 0; i < 16; i++)
      tlm::tlm_generic_payload trans;
      unsigned char data = rand();
      trans.set address(i);
      trans.set_data_length(1);
      trans.set command(tlm::TLM WRITE COMMAND);
      trans.set_data_ptr(&data);
      sc_time delay = sc_time(0, SC_NS);
                                             DMI start here
      if ( dmi == true
           && i >= dmiData.get start address()
           && i <= dmiData.get end address())
        if( trans.get_command() == tlm::TLM_READ_COMMAND
            && dmiData.is read allowed())
          memcpy(&data,
          dmiData.get dmi ptr() + i
              - dmiData.get_start_address(),
          trans.get data length());
          delay += dmiData.get read latency();
        else if( trans.get_command()==tlm::TLM_WRITE_COMMAND
          && dmiData.is write allowed())
          memcpy(dmiData.get dmi ptr() + i
              - dmiData.get start address(),
          &data.
          trans.get data length());
          delay += dmiData.get write latency();
```



```
Normal b transport
      } else {
        iSocket->b transport(trans, delay);
                                               Get DMI Hint!
        if(trans.is dmi allowed() == true) {
          dmiData.init(); // Reset DMI descriptor
          dmi = iSocket->get direct mem ptr(trans, dmiData);
      wait(delay);
    } // end for
    sc stop();
  } // end process
  void invalidate direct_mem_ptr(sc_dt::uint64 start_range,
                                   sc dt::uint64 end range)
    dmi = false;
  // Dummy methods
};
```

Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm lt dmi

5/



DMI Interconnect



```
class exampleInterconnect : sc module, tlm::tlm bw transport if<>, tlm::tlm fw transport if<>
    public:
    tlm::tlm initiator socket<> iSocket;
    tlm::tlm target socket<> tSocket;
    SC CTOR(exampleInterconnect) {
        tSocket.bind(*this);
        iSocket.bind(*this);
    }
    void b transport(tlm::tlm generic payload &trans, sc time &delay) {
        delay = delay + sc time(40, SC NS);
        iSocket->b_transport(trans, delay);
    }
    bool get_direct_mem_ptr(tlm::tlm_generic_payload& trans, tlm::tlm_dmi& dmi_data) {
        bool dmi = iSocket->get direct mem ptr(trans, dmi data);
        dmi data.set read latency( dmi data.get read latency() + sc time(40, SC NS));
                                                                                                 Forwarding DMI
        dmi data.set write latency( dmi data.get write latency() + sc time(40, SC NS));
                                                                                                 request on
        return dmi;
                                                                                                forward and
    }
                                                                                                 backward path
    void invalidate_direct_mem_ptr(sc_dt::uint64 start_range, sc_dt::uint64 end_range)
        tSocket->invalidate direct mem ptr(start range, end range);
    }
    // Dummy methods ...
};
```



DMI Target




```
class exampleTarget : sc module, tlm::tlm fw transport if<> {
    unsigned char mem[512];
    public:
    tlm::tlm target socket<> tSocket;
    SC CTOR(exampleTarget) : tSocket("tSocket") {
        tSocket.bind(*this);
        SC THREAD(invalidateProcess);
    }
                                                                                In this example the DMI
    void invalidateProcess() {
                                                                                access is invalidated every
        while(true) {
                                                                                500 ns, which is just an
            wait(500, SC NS);
                                                                                artificial example
            tSocket->invalidate direct mem ptr(0,511);
    }
    void b transport(tlm::tlm generic payload &trans, sc time &delay) {
        trans.set dmi allowed( true );
                                                                                Give Initiator a hint that DMI is possible
    bool get_direct_mem_ptr(tlm::tlm_generic_payload& trans, tlm::tlm_dmi& dmi_data) {
        std::cout << "get direct mem ptr called" << std::endl;</pre>
        dmi data.set dmi ptr(mem);
        dmi data.set start address(∅);
                                                                                Configure DMI object
        dmi data.set end address(511);
                                                                                with all relevant
        dmi data.set read latency(sc time(40, SC NS));
                                                                                information
        dmi_data.set_write_latency(sc_time(40, SC_NS));
        dmi data.allow read write();
        return true;
    // Dummy methods ...
};
```

SYSTEM C[™]

User Libraries											
Transaction Level Modeling (TLM)	Sockets & Generic Payload	Blocking & Non- Blocking	Temporal Decoup- ling & DMI	Phases	Payload Exten- sions	SystemC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
							Linear DAE solver		Scheduler		
Trans							Synchronization layer				
SystemC	Predefined Primitive Channels: Mutexes, FIFOs & Signals										
	Simulation Kernel		Me	Methods & Threads			annels & Interfac		Data Types: Logic, Integers, Fixedpoint & Floatingpoint		
				Events, Sensitivity & Notifications			odules & Hierarch				

Debug Transport transport_dbg



- Gives an initiator debug access to memory in a target
- Similar to b_transport
 - Different: delay free, no waits, no event notifications
 - Uses generic payload
 - Same routing as b_transport
- Used for initialization, e.g. for bootloading



Debug Transport transport_dbg

```
class Initiator : sc module, tlm::tlm bw transport if<> {
    void process() {
        ... // End of simulation:
        dumpMemory();
    }
    void dumpMemory()
        unsigned char buffer[64];
        tlm::tlm generic payload trans;
        trans.set_address(0);
        trans.set read();
        trans.set data length(64);
        trans.set_data_ptr(buffer);
        unsigned int n = iSocket->transport dbg(trans);
        for(unsigned int i = 0; i < n; i++) {</pre>
            std::cout << std::hex
                       << std::setfill('0')
                       << std::setw(2)
                       << (unsigned int)buffer[i];
            if((i+1)%8 == 0) {
                 std::cout << std::endl;</pre>
};
```

```
class Target : sc_module, tlm::tlm_fw_transport_if<>
  void b transport(... &trans, ... &delay)
  unsigned int transport dbg(&trans)
    if (trans.get address() >= 1024) {
      return 0;
    if(trans.get command() == tlm::TLM WRITE COMMAND)
       memcpy(&mem[trans.get address()],
              trans.get data ptr(),
              trans.get_data_length());
    } else /* tlm::TLM READ COMMAND */ {
      memcpy(trans.get data ptr(),
             &mem[trans.get_address(),
             trans.get data length());
    return trans.get data length();
};
```

Try code on github:

https://github.com/TUKSCVP/SCVP.artifacts/tree/master/tlm lt debug transport



IESE