### **SystemC and Virtual Prototyping**



# SYSTEM C<sup>™</sup>


1	User Libraries											
	Transaction Level Modeling (TLM)	Sockets & Generic Payload	& c Non-	Temporal Decoup-	ecoup- ing & Phases	Payload Exten- sions	SystemC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
	action (			DMI			Syste	Linear D	AE solver	Scheduler		
	Trans							Synchronization layer				
		Predefined Primitive Channels: Mutexes, FIFOs & Signals										
	SystemC	Simu	ulation	Me	thods & Th	ds & Threads		nannels & Interface		ta Types: c, Integers,		
	S	Kε	ernel	Eve	ents, Sensit Notificatio	-	Modules & Hierarch			dpoint & tingpoint		
Ś		C++										

man min me


# SYSTEM C<sup>™</sup>

1	User Libraries											
Transaction Level Modeling (TLM)	Sockets & Generic	Blocking & Non-	Temporal Decoup- ling &	Phases	Payload Exten-	mc AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)			
saction	Payload	Blocking	DMI		sions	ixten-	Linear D	AE solver	Scheduler			
Trans							Synchronization layer					
	Predefined Primitive Channels: Mutexes, FIFOs & Signals											
SystemC	Simi	ulation	Me	thods & Th	nreads	Ch	annels & Interfac		Data Types: Logic, Integers,			
ίΩ <sup>*</sup>	Ke	ernel		nts, Sensiti Notificatio	-	Μ	odules & Hierarch	Logic, Integers, Fixedpoint & Floatingpoint				

#### **Recap:** TLM Coding Styles and Mechanisms



### **Recap:** TLM Coding Styles and Mechanisms



#### **Recap:** Coding Styles in TLM

#### Loosely-Timed (LT):



- As fast as possible
- Sufficient timing detail to boot
   OS and run multicore systems
   and to <u>develop SW</u> or drivers
- Processes can run ahead of simulation time (temporal decupling)
- Each transaction completes in one <u>blocking</u> function call
- Usage of Direct Memory Interface (DMI) e.g. for boot process

#### Approximately-Timed (AT):




- Accurate enough for performance modelling
- Sufficient for architectural HW design space exploration
- Processes run in lockstep with simulation time
- Each transaction has usually 4 timing points i.e. 4 function calls (extensible if required, also less possible); non-blocking behavior
- More detailed than LT and therefore also slower than LT




#### **Initiators, Targets and Interconnect**





- References to the object are passed along the forward and backward paths:
  - LT uses Forward and Return Path
  - AT uses Forward, Backward, FW Return Path, BW Return Path
- AT uses non-blocking transport
- Time is handeled with Payload Event Queues (PEQs)
- Allows modelling of O-O-O Cores and Backpressure
- Base Protocol




# SYSTEM C<sup>™</sup>

User Libraries										
Sockets & Generic	Blocking & Non-	Temporal Decoup- ling &	Phases	Payload Exten-	emC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
Payload	Blocking	DMI		Sions	Syste	Linear D.	AE solver	Scheduler		
						Synchronization layer				
Predefined Primitive Channels: Mutexes, FIFOs & Signals										
Simı	ulation	Me	thods & Th	reads	Channels & Interfaces Data Type Logic, Integ			· .		
Kε	Simulation  Kernel  Events, Sensitivity  Notifications				М	odules & Hierarch		Fixedpoint & Floatingpoint		
	& Generic Payload Simu	Payload Blocking  Simulation	Payload Blocking DMI  Pred  Simulation  Kernel	Payload Blocking DMI  Predefined Print  Methods & The Simulation  Kernel Events, Sensiti	Sockets & Generic Payload Blocking Decoupling & DMI  Phases Payload Extensions  Predefined Primitive Chair  Methods & Threads  Simulation Kernel  Events, Sensitivity &	Sockets & Blocking & Temporal Decoupling & DMI  Phases Payload Extensions  Predefined Primitive Channels:  Methods & Threads  Change of the Channels of the Ch	Sockets & Blocking & Temporal Decoupling & DMI Phases Extensions  Payload Phases Payload Extensions  Predefined Primitive Channels: Mutexes, FIFOs & Methods & Threads  Simulation Kernel  Events, Sensitivity & Modules & Hierarch	Sockets & Generic Payload Phases DMI  Predefined Primitive Channels: Mutexes, FIFOs & Signals  Methods & Threads  Simulation Kernel  Electrical Linear Networks (ELN)  Linear DAE solver  Synchronization layer  Methods & Threads  Channels & Interfaces  Modules & Hierarchy  Modules & Hierarchy  Modules & Hierarchy  Electrical Linear Networks (ELN)  Linear DAE solver  Synchronization layer  Modules & Hierarchy  Fixed  Modules & Hierarchy  Modules & Hierarchy  Modules & Hierarchy		


#### **Non-Blocking Transport (AT) Base Protocol**






#### **Base Protocol Rules [1]: Using BW Path**





#### **Alternative View**





#### **Base Protocol Rules: Using BW Path**



- Base Protocol phases
  - BEGIN\_REQ  $\rightarrow$  END\_REQ  $\rightarrow$  BEGIN\_RESP  $\rightarrow$  END\_RESP
  - Must occur in increasing simulation time order
  - Phases must change with each call
- nb\_transport\_fw must not call nb\_transport\_bw directly and vice versa (PEQ!)
- Generic Payload memory management rules (See TLM Advanced)
- Extensions must be ignorable (See TLM Advanced)
- Target should handle mixed b\_transport / nb\_transport


#### **Base Protocol Rules: The Exclusion Rule**



- Initiators and targets must honor the Exclusion Rule:
  - An Initiator must not send a new request (BEGIN\_REQ) until it has received the END\_REQ from the previous transaction
  - An target must not send the next BEGIN\_RESP until it has received the END\_RESP from the previous transactions
- The exclusion rules enable flow control like back pressure:
  - E.g. if an input buffer of a target is full the target can defer the sending of END\_REQ for the transaction that filled the buffer, until the buffer has available space again
  - An RTL ready signal can be modeled by deferring END\_REQ
  - However, since it is non-blocking, the target can do something else, e.g. sending

#### **Modelling of Backpressure**






- The exclusion rules enable flow control like back pressure:
  - E.g. if an input buffer of a target is full the target can defer the sending of END\_REQ for the transaction that filled the buffer, until the buffer has available space again
  - An RTL ready signal can be modeled by deferring END\_REQ
  - However, since it is non-blocking, the target can do something else, e.g. sending
- Also Response exclusion rule must be honored!



#### Base Protocol Rules: Causality with nb\_transport






### Base Protocol Rules: Causality with nb\_transport




- BEGIN\_REQ and BEGIN\_RESP are <u>propagated</u> from end-to-end
- END\_REQ and END\_RESP are not propagated → they are <u>local</u> to each hop
- The END\_REQ and END\_RESP phases indicate that the requests and response "channels" are no longer busy and may be used for the next request or response respectively

Initiator should not check the transaction payload until it has received the response




### **Base Protocol Rules: Pipelining of Transactions**





IESE

#### **Alternative View**




# SYSTEM C<sup>™</sup>

	User Libraries											
Transaction Level Modeling (TLM)	Sockets & <u>Generic</u>	Blocking & Non-	Temporal Decoup- ling &	Phases	Payload Exten-	n- E	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)			
action	<u>Payload</u>	Blocking	DMI		sions	Syste	Linear D	AE solver	Scheduler			
Trans							Synchronization layer					
	Predefined Primitive Channels: Mutexes, FIFOs & Signals											
SystemC	Simu	ulation	Me	thods & Th	nreads	Channels & Interfaces Data Types:  Logic, Integer						
ίΩ <sup>†</sup>	Kε	ernel		nts, Sensiti Notificatio	,	Modules & Hierarchy Floatingpoint						
		Notifications										

#### **Generic Payload Pools (a.k.a Memory Management)**

- Allocating of generic payload objects consumes wall-clock time
- Idea: do not allocate for each transaction a new generic payload → Reuse
  - A Memory Manager handles the generic payload objects in a pool
  - Before sending a transaction a payload object is allocated from the pool
  - Modules that send (or receive) this payload object must increase a reference count (acquire), which signalizes the memory manager that this object is still in use.
  - If a module is finished with the payload object, the reference count is decreased (release)
  - If the reference count is 0 the payload is freed and goes back into the pool.
  - If all transactions in the pool are in use a new one is generated



#### **Memory Manager in TLM**

- The memory manager is not part of the SystemC TLM Standard
- The TLM Standard provides only an interface class:

```
class tlm_mm_interface
{
    public:
    virtual void free(tlm::tlm_generic_payload*) = 0;
    virtual ~tlm_mm_interface(){}
}
```

- The implementation of the memory manager is up to the end user
- Virtual Platform tools like Synopsys Platform Architect have clever implementations



#### **Example Memory Manager**

Use code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm memory manager

```
class MemoryManager : public tlm::tlm mm interface {
    private:
    unsigned int numberOfAllocations;
    unsigned int numberOfFrees;
    std::vector<tlm::tlm generic payload*> freePayloads;
    public:
    MemoryManager(): numberOfAllocations(∅), numberOfFrees(∅) {}
    ~MemoryManager(){
        for(tlm::tlm generic_payload* payload: freePayloads) {
                                                                                     Cleanup
            delete payload;
            numberOfFrees++;
    tlm::tlm_generic_payload* MemoryManager::allocate(){
        if(freePayloads.empty()) {
                                                                                     payload
            numberOfAllocations++;
            return new tlm::tlm generic payload(this);
        } else {
            tlm::tlm_generic_payload* result = freePayloads.back();
            freePayloads.pop back();
            return result;
                                                                                     from pool
    }
    void free(tlm::tlm generic payload* payload) {
        payload->reset(); //clears all fields and extensions
        freePayloads.push back(payload);
};
```

Transaction Pool implemented as std::vector

transaction pool


Allocate new

Reuse Payload and remove

Add transaction back to the pool



### **Usage of Memory Manager**




# SYSTEM C<sup>™</sup>

	User Libraries											
Transaction Level Modeling (TLM)	Sockets & Generic	Blocking & <u>Non-</u>	Temporal Decoup- ling &	Phases	Payload Exten-	emC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)			
saction	Payload	<u>Blocking</u>	DMI		sions	SystemC	Linear D	AE solver	Scheduler			
Trans							Synchronization layer					
	Predefined Primitive Channels: Mutexes, FIFOs & Signals											
SystemC	Sim	ulation	Me	thods & Th	nreads	Ch	Channels & Interfaces Data Types: Logic, Integers,					
Į.	Kernel		Eve	ents, Sensiti Notificatio		Fixedpoint & Floatingpoint						
5												

#### The Payload Event Queue






- AT models usually synchronize incoming calls with the simulation time
- Timing annotation is similar to b\_transport:
  - Hey target, please pretend that you received this message 10ns in the future
- An AT component is usually not calling wait() statements for synchronizing with time, it rather posts the incoming transaction into a *Payload Event Queue* (PEQ). The PEQ internally synchronizes with the simulation time and calls a callback function in order to process the transaction when the time is reached.
- A component receives a transaction that should be processed in the future, so it puts the transaction into a PEQ in order to process it when time is reached


#### **Timing Annotation with AT Models**






### SYSTEM C<sup>™</sup>

User Libraries											
Sockets & Generic		Temporal Decoup- ling & DMI	Phases	Payload Exten- sions	emC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)			
Payload					Syste	Linear D.	AE solver	Scheduler			
						Synchronization layer					
Predefined Primitive Channels: Mutexes, FIFOs & Signals											
Sim	ulation	Me	thods & Th	reads	Ch	annels & Interface	540	Data Types: Logic, Integers,			
Κι	ernel			-	Fixedpoint & Floatingpoint						
	& Generic Payload	Sockets & Blocking & & Non-Payload Blocking  Simulation Kernel	Pred Me Simulation Kernel	Predefined Print  Methods & The Simulation  Kernel  Events, Sensiti	Sockets & Blocking & Decoupling & Decoupling & DMI  Phases Payload Extensions  Predefined Primitive Characteristics  Methods & Threads  Simulation	Sockets & Blocking & Decoupling & Decoupling & DMI  Predefined Primitive Channels:  Methods & Threads  Simulation Kernel  Events, Sensitivity & M	Sockets & Blocking & Temporal Decoupling & DMI Phases Payload Extensions  Predefined Primitive Channels: Mutexes, FIFOs & Methods & Threads  Simulation Kernel  Electrical Linear Networks (ELN)  Linear D.  Sy  Payload Extensions  Channels & Interface  Modules & Hierarch	Sockets & Generic Payload Phases Blocking Blocki			










#### **Base Protocol Rules [1]: 4 Phase Handshake**





#### 4 Phase Handshake: Initiator



```
class Initiator: public sc module, public tlm::tlm bw transport if<> {
    public:
    tlm::tlm_initiator_socket<> socket;
    MemoryManager mm;
    int data[16];
    tlm::tlm generic payload* requestInProgress;
   sc event endRequest;
    tlm_utils::peq_with_cb_and_phase<Initiator> peq;
   SC CTOR(Initiator): socket("socket"),
                       requestInProgress(∅),
                       peq(this, &Initiator::peqCallback)
       socket.bind(*this);
                                Generate a sequence of
       SC THREAD(process);
                                random transactions
    protected:
   void process() {
       tlm::tlm generic payload* trans;
       tlm::tlm_phase phase;
                                                Grab a new
       sc_time delay;
                                                transaction from
       for (int i = 0; i < 100; i++) {
                                                the memory
            trans = mm.allocate();
           trans->acquire();
                                                manager pool
            trans->set_command(...);
           trans->set response status(tlm::TLM INCOMPLETE RESPONSE);
           if (requestInProgress) {
                                          BEGIN REQ/END REQ
               wait(endRequest);
                                          exclusion rule
           requestInProgress = trans;
           phase = tlm::BEGIN REQ;
           delay = ...;
            tlm::tlm sync enum status;
           status = socket->nb transport fw( *trans, phase, delay );
           wait(randomDelay());
```

```
virtual tlm::tlm sync enum nb transport bw(tlm::tlm generic payload& trans,
                                             tlm::tlm_phase& phase,
                                             sc time& delay)
       peq.notify(trans, phase, delay);
       return tlm::TLM ACCEPTED;
                                    Queue the transaction into the peg
                                    until the annotated time has elapsed
                                                     Payload event queue
void peqCallback(tlm::tlm_generic_payload& trans,
                    const tlm::tlm phase& phase)
                                                     callback
       if (phase == tlm::END_REQ || ...)
           requestInProgress = 0;
                                                    Wake-up suspended
           endRequest.notify();
                                                    main process
       else if (phase == tlm::BEGIN_RESP)
                                                    Do something with
           checkTransaction(trans);
                                                    transaction
           tlm::tlm phase fw phase = tlm::END RESP;
           sc_time delay = sc_time(...);
           socket->nb_transport_fw( trans, fw_phase, delay );
                                 Allow MM to free the transaction object
           trans.release();
       else if (phase == tlm::BEGIN_REQ || phase == tlm::END_RESP)
           SC REPORT FATAL(name(), "Illegal transaction phase received");
};
```

#### 4 Phase Handshake: Target



```
class Target: public sc module, public tlm::tlm fw transport if<> {
    public:
    tlm::tlm_target_socket<> socket;
    tlm::tlm generic payload* transactionInProgress;
    sc event targetDone;
    bool responseInProgress;
    tlm::tlm generic payload* nextResponsePending;
    tlm::tlm generic payload* endRequestPending;
    tlm_utils::peq_with_cb_and_phase<Target> peq;
    SC CTOR(Target) : socket("socket"),
        transactionInProgress(⊘),
        responseInProgress(false),
        nextResponsePending(∅),
        endRequestPending(∅).
        peq(this, &Target::peqCallback)
        socket.bind(*this);
        SC METHOD(executeTransactionProcess);
        sensitive << targetDone: dont initialize():</pre>
    tlm::tlm_sync_enum nb_transport_fw(tlm::tlm_generic_payload& trans,
                                               tlm::tlm phase& phase.
                                               sc time& delay)
        peq.notify( trans, phase, delay);
        return tlm::TLM ACCEPTED;
    void peqCallback(tlm::tlm_generic_payload& trans,
                     const tlm::tlm phase& phase)
        sc time delay;
                                              Increment the
        if(phase == tlm::BEGIN_REQ) {
                                              transaction reference
        trans.acquire();
                                              count
            if (!transactionInProgress) {
                sendEndRequest(trans);
                                              Put back-pressure on
            else {
                endRequestPending = &trans;
                                              initiator by deferring
                                              END REQ
```

```
else if (phase == tlm::END_RESP) {
                                          Flag must only be
                                          cleared when
       transactionInProgress = 0;
                                           END RESP is sent
       responseInProgress = false;
       if (nextResponsePending) {
           sendResponse(*nextResponsePending);
                                                 Target itself is now
           nextResponsePending = 0;
                                                 clear to issue the next
                                                 BEGIN RESP
       if (endRequestPending) {
           sendEndRequest(*endRequestPending);
           endRequestPending = 0;
                                                 unblock the initiator
                                                 by issuing END_REQ
   else // tlm::END REQ or tlm::BEGIN RESP
       SC_REPORT_FATAL(name(), "Illegal transaction phase received");
void sendEndRequest(tlm::tlm_generic_payload& trans)
   tlm::tlm_phase bw_phase;
   sc time delay;
   bw phase = tlm::END REO;
   delay = ...; // Accept delay
   tlm::tlm svnc enum status:
   status = socket->nb transport bw( trans, bw phase, delay );
   delay = delay + randomDelay();
   targetDone.notify( delay );
   assert(transactionInProgress == 0);
   transactionInProgress = &trans;
                                          Queue internal event to mark
                                          beginning of response
```

#### 4 Phase Handshake: Target



```
Method process that runs on
                                                    targetDone event
    void executeTransactionProcess()
        executeTransaction(*transactionInProgress);
                                                             Target must honor
                                                             BEGIN_RESP/END_RE
        if (responseInProgress)
                                                             SP exclusion rule
            nextResponsePending = transactionInProgress;
        else
            sendResponse(*transactionInProgress);
    void sendResponse(tlm::tlm_generic_payload& trans)
                                                             Function for sending
                                                             the response
        tlm::tlm sync enum status;
        tlm::tlm_phase bw_phase;
        sc time delay;
        responseInProgress = true;
        bw phase = tlm::BEGIN RESP;
        delay = SC_ZERO_TIME;
        status = socket->nb transport bw( trans, bw phase, delay );
                                                             Tell the memory
        trans.release();
                                                             manager to free
                                                             transaction
};
```


#### **Base Protocol Rules [2]: Using the Return Paths**



Initiator **Target** Time = 100ns BEGIN\_REQ, Ons TLM UPDATED, END REQ, 10ns Time = 110ns Time = 150ns BEGIN RESP, Ons TLM UPDATED, END RESP, 5ns Time = 155ns

- The FW return path can be used as an alternative to the BW path
- The BW return path can be used as an alternative to the FW path
  - State must be set to TLM\_UPDATED
- Timing must be increased








#### **Base Protocol Rules [4]: Early Completion**





- The initiator sends BEGIN\_REQ and the target immediately returns TLM\_COMPLETED (useful for modelling simple I/O, where no ACK is required)
- The targets pre-empts any further communication by signaling a so called Early completion
- Initiator should immediacy check the response status of the generic payload object
- With TLM\_COMPLETED the caller should always ignore the phase argument




### **Base Protocol Rules [4]: Early Completion**




```
Initiator
                                           Target
   BEGIN_REQ, Ons
               TLM ACCEPTED, BEGIN REQ, Ons
                                END REQ, Ons
    TLM_ACCEPTED, END_REQ, Ons
                             BEGIN RESP, Ons
     LM COMPLETED, BEGIN_RESP, Ons
```

- The initiator can ealy complete the transaction by returning TLM\_COMPLETED
- The initiator pre-empts therefore any further communication



### Base Protocol Rules [3]: Skip END\_REQ





END\_REQ is pre-empted by the target sending BEGIN\_RESP in the next BW call


### Base Protocol Rules (7): Skip END\_REQ (Shortcut)



Initiator Target BEGIN\_REQ, Ons TLM UPDATED, BEGIN RESP, 0 ns END\_REQ missed! END\_RESP, Ons TLM COMPLETED, END RESP, Ons

END\_REQ is pre-empted by the target sending directly BEGIN\_RESP via TLM\_UPDATED over the return path








1	User Libraries											
	Transaction Level Modeling (TLM)	Sockets & Generic Payload	Blocking & Non- Blocking	Temporal Decoup- ling &	oup- g & Phases	Payload Exten-	SystemC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
	action (			DMI		sions <b>Syste</b>		Linear DAE solver		Scheduler		
1	Trans							Synchronization layer				
		Predefined Primitive Channels: Mutexes, FIFOs & Signals										
	SystemC	Simulation Kernel		Me	Methods & Threads			Channels & Interfaces Data Types: Logic, Integers,				
	S			Eve	Events, Sensitivity & Notifications			odules & Hierarch		Fixedpoint & Floatingpoint		
Ś						C-	<b>L</b> -‡					

man min me



	User Libraries											
Transaction Level Modeling (TLM)	Sockets & Generic	& Non-	Temporal Decoup- ling & DMI	Phases	Payload Exten-	emC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)			
saction	Payload				sions	SystemC	Linear DAE solver		Scheduler			
Trans							Synchronization layer					
	Predefined Primitive Channels: Mutexes, FIFOs & Signals											
SystemC	Simu	ılation	Me	Methods & Threads			annels & Interfac	2 5.1	Data Types: Logic, Integers,			
S	Kernel			Events, Sensitivity & Notifications			odules & Hierarch		Fixedpoint & Floatingpoint			

#### **Simple Sockets**

- "Simple" because they are easy to use less to code ...
- Do not bind sockets to objects, instead register methods with each socket
- Dummy method implementations are provided:
  - get\_direct\_mem\_ptr
  - transport\_dbg
  - invalidate\_direct\_mem\_ptr
  - nb\_transport\_bw
- Target need only register either b\_transport or nb\_transport\_fw
- Automatic conversion between blocking and non-blocking


#### **Simple Sockets: Initiator Example**

```
#include "tlm utils/simple initiator socket.h"
                                                       Instantiate
SC_MODULE(Initiator) {
                                                       simple socket
    public:
   tlm_utils::simple_initiator_socket<Initiator> iSocket;
    public:
    SC CTOR(Initiator): iSocket("iSocket"), requestInProgress(∅), peq(this, &Initiator::peqCallback)
    {
        iSocket.register nb transport bw(this, &Initiator::nb transport bw);
                                                                                   Register function
        SC THREAD(process);
    void process() {
                                                                        Implementation of Function
    }
   tlm::tlm_sync_enum nb_transport_bw(tlm::tlm_generic_payload& ..., tlm::tlm_phase& ..., sc_time& ...) {
                                                   Try code on github:
                          https://github.com/TUK-SCVP/SCVP.artifacts/blob/master/tlm_simple_sockets/
};
```

### **Simple Sockets: Target Example**

```
#include "tlm_utils/simple_target_socket.h"
SC_MODULE(Target)
                                                                                    Instantiate simple
   tlm_utils::simple_target_socket<Target> tSocket;
                                                                                    target socket
   SC_CTOR(Target) : tSocket("tSocket"), ...
        tSocket.register_b_transport(this, &Target::b_transport);
                                                                                    Register functions
        tSocket.register_nb_transport_fw(this, &Target::nb_transport_fw);
   void b_transport(tlm::tlm_generic_payload& trans, sc_time& delay) {
                                                                                    Implementation of
                                                                                    Functions
    }
   tlm_sync_enum nb_transport_fw(tlm::tlm_generic_payload& ..., tlm::tlm_phase& ..., sc_time& ...) {
```

#### **Tagged Simple Sockets: Interconnect Example**



- Register the same callback method with several sockets
- Distinguish origin of incoming transactions using socket id
- Interconnect is usually template class for number of target and initiator sockets



#### **Tagged Simple Sockets: Interconnect Example**

```
template<unsigned int I, unsigned int T>
SC MODULE(BUS)
    public:
    tlm utils::simple target socket tagged<BUS> tSocket[T];
    tlm utils::simple initiator socket tagged<BUS> iSocket[I];
    SC CTOR(BUS)
        for(unsigned int i = 0; i < T; i++)</pre>
            tSocket[i].register_b_transport(this,
                &BUS::b transport, i);
            tSocket[i].register nb transport fw(this,
                &BUS::nb transport fw, i);
        }
        for (unsigned int i = 0; i < I; i++)
            iSocket[i].register nb transport bw(this,
                &BUS::nb transport bw, i);
    }
    private:
    std::map<tlm::tlm_generic_payload*, int> bwRoutingTable;
    std::map<tlm::tlm generic_payload*, int> fwRoutingTable;
virtual void b transport( int id,
                           tlm::tlm generic payload& trans,
                           sc time& delay )
    {
        sc assert(id < T);</pre>
        int outPort = routeFW(id, trans, false);
        iSocket[outPort]->b transport(trans, delay);
    }
```

```
virtual tlm::tlm sync enum nb transport fw( int id,
                tlm::tlm generic payload& trans,
                tlm::tlm phase& phase,
                sc time& delay )
    {
        sc assert(id < T);</pre>
        int outPort = 0;
        if(phase == tlm::BEGIN REQ) {
            trans.acquire();
            outPort = routeFW(id, trans, true);
        else if(phase == tlm::END RESP) {
            outPort = fwRoutingTable[&trans];
            trans.release();
        else {
            SC REPORT FATAL(name(), "ERROR!");
        return iSocket[outPort]->nb transport fw(
                                        trans, phase, delay);
    }
    virtual tlm::tlm sync enum nb transport bw( int id,
                tlm::tlm generic payload& trans,
                tlm::tlm phase& phase,
                sc time& delay )
        int inPort = bwRoutingTable[&trans];
        return tSocket[inPort]->nb transport bw(
                                        trans, phase, delay);
    }
};
```

#### **Simple Sockets: Target Example**

```
int routeFW(int inPort, tlm::tlm_generic_payload &trans, bool store)
    int outPort = 0;
    if(trans.get_address() < 512)</pre>
        outPort = 0;
    else if(trans.get_address() >= 512 && trans.get_address() < 1024)</pre>
        trans.set address(trans.get address() - 512);
        outPort = 1;
    else {
        trans.set_response_status( tlm::TLM_ADDRESS_ERROR_RESPONSE );
    if(store) {
        bwRoutingTable[&trans] = inPort;
       fwRoutingTable[&trans] = outPort;
    return outPort;
```

Implementation of the memory map

Correct address, i.e. subtract offset such that target gets always addresses starting at 0

Store from where transaction comes and where it goes



#### **Simple Sockets: Target Example**

```
int sc_main (...)
   Initiator * cpu1 = new Initiator("C1");
   Initiator * cpu2 = new Initiator("C2");
   Target * memory1 = new Target("M1");
   Target * memory2 = new Target("M2");
   Interconnect<2,2> * bus = new BUS<2,2>("B1");
    cpu1->iSocket.bind(bus->tSocket[0]);
    cpu2->iSocket.bind(bus->tSocket[1]);
    bus->iSocket[0].bind(memory1->tSocket);
    bus->iSocket[1].bind(memory2->tSocket);
    sc_start();
    return 0;
```

Number of components must be known at compile time!

Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/blob/master/tlm simple sockets/



### **Multipasstrough Sockets**

Initiator A Interconnect Initiator B Interconnect B

multi\_passtrough\_initiator\_socket

- Similar to Tagged sockets: also an id is used for identification
- The id is determined by the order of the binding to the multipasstrough socket
- Dynamic binding, number of comp. does not have to be known at compile time



#### Multipasstrough Sockets: Interconnect Example

```
SC MODULE(BUS)
    public:
   tlm utils::multi passthrough target socket<BUS> tSocket;
   tlm utils::multi passthrough initiator socket<BUS> iSocket;
    SC CTOR(Interconnect) : tSocket("tSocket"), iSocket("iSocket")
       tSocket.register b transport(this, &BUS::b transport);
       tSocket.register_nb_transport_fw(this, &BUS::nb_transport_fw);
        iSocket.register_nb_transport_bw(this, &BUS::nb_transport_bw);
    private:
    std::map<tlm::tlm_generic_payload*, int> bwRoutingTable;
    std::map<tlm::tlm generic payload*, int> fwRoutingTable;
   void b_transport( int id, tlm::tlm_generic_payload& trans, sc_time& delay ) {
   tlm::tlm sync enum nb transport fw( int id, ... ) {
    }
   virtual tlm::tlm sync enum nb transport bw( int id, ...) {
};
```


#### Multipasstrough Sockets: Interconnect Example

```
int sc_main (...)
    Initiator * cpu1 = new Initiator("C1");
    Initiator * cpu2 = new Initiator("C2");
    Target * memory1 = new Target("M1");
    Target * memory2 = new Target("M2");
    Interconnect * bus = new BUS("B1");
                                             The order of the
    cpu1->iSocket.bind(bus->tSocket);
                                             binding
    cpu2->iSocket.bind(bus->tSocket);
                                             determines the ids
                                             for the function
    bus->iSocket.bind(memory1->tSocket);
                                             calls!
    bus->iSocket.bind(memory2->tSocket);
    sc_start();
                                                       Try code on github:
    return 0;
                          https://github.com/TUK-SCVP/SCVP.artifacts/blob/master/tlm_multipasstrough_sockets
```

1	User Libraries										
Transaction Level Modeling (TLM)	Sockets & Generic	Dockets  Blocking  Decoup- ling & Blocking  DMI  Payload  Extensions	mc AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)					
saction	Payload			sions	SystemC	Linear D	Linear DAE solver				
Trans							Synchronization layer				
	Predefined Primitive Channels: Mutexes, FIFOs & Signals										
SystemC	Simi	Methods & Threads Simulation		Channels & Interfaces		2 0.1	Data Types: Logic, Integers,				
S	Ke	Kernel		nts, Sensiti Notificatio	ensitivity & cations		odules & Hierarch		dpoint & tingpoint		

#### **Modelling of Backpressure**





- The exclusion rules enable flow control like back pressure:
  - E.g. if an input buffer of a target is full the target can defer the sending of END\_REQ for the transaction that filled the buffer, until the buffer has available space again
  - An RTL ready signal can be modeled by deferring END\_REQ
  - However, since it is non-blocking, the target can do something else, e.g. sending
- Also Response exclusion rule must be honored!



#### **Modelling of Backpressure**



```
DECLARE EXTENDED PHASE(INTERNAL);
                                    Internal protocol phase, instead
                                    of using a sensitive process!
SC MODULE(Target) {
    bool responseInProgress;
    tlm::tlm generic payload* endRequestPending;
    tlm_utils::peq_with_cb_and_phase<Target> peq;
    unsigned int numberOfTransactions:
    unsigned int bufferSize;
    std::queue<tlm::tlm generic payload*> responseOueue;
    void peqCallback(...) {
        sc time delay;
                                                      Check if
                                                      input buffer
        if(phase == tlm::BEGIN_REQ) {
            trans.acquire();
                                                      is full
            if (numberOfTransactions < bufferSize) {</pre>
                sendEndRequest(trans);
            } else {
                endRequestPending = &trans;
                                                      Reduce
                                                      transaction
        } else if (phase == tlm::END_RESP) {
                                                      counter
            numberOfTransactions--:
           if (responseQueue.size() > 0) {
               gp * next = responseQueue.front();
                                                      Send next
               responseQueue.pop();
                                                      response
               sendResponse(*next);
            if (endRequestPending) {
               sendEndRequest(*endRequestPending);
                                                      Unblock
               endRequestPending = ∅;
                                                      Initiator
        else if(phase == INTERNAL) {
                                                      Honor
            executeTransaction(trans);
            if (responseInProgress) {
                                                      response
                responseQueue.push(&trans);
                                                      exclusion
            } else {
                sendResponse(trans);
                                                      rule
```

```
void sendEndRequest(tlm::tlm generic payload& trans) {
        tlm::tlm_phase bw_phase;
        sc time delay;
        bw phase = tlm::END REQ;
        delav = randomDelav():
        tlm::tlm sync enum status;
        status = socket->nb transport bw(trans, bw phase, delay);
        delay = delay + randomDelay();
        peq.notify(trans, INTERNAL, delay);
        numberOfTransactions++;
        printBuffer(bufferSize, numberOfTransactions);
    void sendResponse(tlm::tlm_generic_payload& trans) {
        tlm::tlm sync enum status;
        tlm::tlm phase bw phase;
        sc time delay;
        responseInProgress = true;
        bw_phase = tlm::BEGIN_RESP;
        delay = SC ZERO TIME;
        status = socket->nb transport bw( trans, bw phase, delay );
        if (status == tlm::TLM UPDATED) {
            peq.notify(trans, bw_phase, delay);
        else if (status == tlm::TLM COMPLETED) {
            numberOfTransactions--:
            responseInProgress = false;
        trans.release();
};
```


#### Try code on github:

<u>https://github.com/TUK-</u> <u>SCVP/SCVP.artifacts/blob/master/tlm\_at\_backpressure</u>

1	User Libraries										
Transaction Level Modeling (TLM)	Sockets & Generic	Dockets  Blocking  Decoup- ling & Blocking  DMI  Payload  Extensions	mc AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)					
saction	Payload			sions	SystemC	Linear D	Linear DAE solver				
Trans							Synchronization layer				
	Predefined Primitive Channels: Mutexes, FIFOs & Signals										
SystemC	Simi	Methods & Threads Simulation		Channels & Interfaces		2 0.1	Data Types: Logic, Integers,				
S	Kε	Kernel		nts, Sensiti Notificatio	ensitivity & cations		odules & Hierarch		dpoint & tingpoint		

#### **Self defined Protocol Phases**





- Base protocol can be enhanced by phase extensions
- Usage of the macro: DECLARE\_EXTENDED\_PHASE(INTERNAL);
- $\blacksquare$  More synchronization points  $\rightarrow$  higher accuracy  $\rightarrow$  slower simulation speed



User Libraries										
Sockets & Generic	Blocking & Non- Blocking	Temporal Decoup-	Payload Phases Exten- sions		emC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
Payload		DMI		sions	Syste	Linear DAE solver		Scheduler		
						Synchronization layer				
		Mutexes, FIFOs &	Signals	gnals						
Simı	ulation	Methods & Threads			Channels & Interfaces			Data Types: Logic, Integers,		
Kε	ernel	Events, Sensitivity & Notifications		Modules & Hierarchy			dpoint & tingpoint			
	& Generic Payload Simi	Sockets Blocking & & Generic Non- Payload Blocking Simulation Kernel	Pred  Me  Simulation  Kernel  Eve	Predefined Prince  Methods & The Simulation  Kernel Events, Sensition	Sockets & Generic Payload Blocking Decoupling & DMI  Phases  Payload Extensions  Predefined Primitive Char  Methods & Threads  Simulation Kernel  Events, Sensitivity &	Sockets & Blocking & Temporal Decoupling & DMI Phases Payload Extensions  Predefined Primitive Channels:  Methods & Threads  Change of the Simulation Kernel  Events, Sensitivity & M	Sockets & Blocking & Non-Blocking Payload Extensions  Predefined Primitive Channels: Mutexes, FIFOs & Methods & Threads  Simulation Kernel  Events, Sensitivity & Modules & Hierarch  Methods & Hierarch  Methods & Hierarch	Sockets & Generic Payload Blocking Generic Payload Simulation Kernel  Blocking Sockets & DMI  Phases Payload Extensions  Phases CleLN)  Electrical Linear Signal Flow (LSF)  Linear DAE solver  Synchronization layer  Channels & Interfaces  Dat Logic Fixe Modules & Hierarchy  Fixe Modules & Hierarchy  Fixe Floar  Phases Payload Extensions  Phases Payload Extensions  Channels & Interfaces  Advanced Floar  Fixe Modules & Hierarchy  Floar  Fixe Floar  Fixe Modules & Hierarchy  Floar  Fixe Floar  Fixe Modules & Hierarchy  Floar  Fixe Floar		

#### **Payload Extensions**

- Payload extensions are a flexible and powerful method to carry additional non-standard attributes (e.g. priority, ...)
- Extensions are attached to the normal generic payload
- Extensions can be:
  - Ignorable (ensures compatibility with base protocol)
  - Mandatory (a new protocol is needed!)
  - Private (only used by a single module e.g. Interconnect for storing routing information instead using maps)
  - Sticky (remain when transaction is returned to a pool)
  - Auto (freed when transaction is returned to a pool)

#### Generic payload object

Command
Address
Data
Byte Enables
Response Status

Extension A

Extension B

Extension C



#### **Payload Extensions Example**

```
class routingExtension : public
tlm::tlm extension<routingExtension> {
    private:
    unsigned int inputPortNumber;
    unsigned int outputPortNumber;
    public:
    routingExtension(unsigned int i, unsigned int o):
        inputPortNumber(i), outputPortNumber(o)
    {}
    tlm extension base* clone() const {
        return new routingExtension(
            inputPortNumber, outputPortNumber);
    }
    void copy from(const tlm extension base& ext) {
        const routingExtension& cpyFrom =
                static_cast<const routingExtension&>(ext);
        inputPortNumber = cpyFrom.getInputPortNumber();
        outputPortNumber = cpyFrom.getOutputPortNumber();
    }
    unsigned int getInputPortNumber() const {
        return inputPortNumber;
    unsigned int getOutputPortNumber() const {
        return outputPortNumber;
};
```

```
SC MODULE (Interconnect)
    routingExtension* ext;
    ext = new routingExtension(
        inPort, outPort);
    trans.set auto extension(ext);
    routingExtension *ext = NULL;
    trans.get extension(ext);
    outPort = ext->getOutputPortNumber();
};
```

#### Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/blob/master/tlm\_payload\_extensi ons/



	User Libraries											
	Transaction Level Modeling (TLM)	Sockets & Generic Payload	Blocking & Non- Blocking	Temporal Decoup- ling &	Phases	Payload Exten-	SystemC AMS	Electrical Linear Networks (ELN)	Linear Signal Flow (LSF)	Timed Data Flow (TDF)		
	action (			DMI		Syste suois		Linear DAE solver		Scheduler		
	Trans							Synchronization layer				
		Predefined Primitive Channels: Mutexes, FIFOs & Signals										
	SystemC	Simulation Kernel		Me	Methods & Threads			nannels & Interface	2 0.1	Data Types: Logic, Integers, Fixedpoint & Floatingpoint		
	S			Eve	Events, Sensitivity & Notifications			odules & Hierarch	_			
કે												

man and man