

CSE 112: Computer Organization and Architecture

Major Task Report

Made By:

Ahmed Wael Samir Abdelmegied 20P7271 (Group Leader)

Ahmed Hossam Moussa Sakr 20P1009

Tamer Ihab Mohamed Abdelwahab 20P5567

Omar Ahmed Mohamed Gamaleldin Swelam 21P0405

Mohamed Tarek Mohamed Abdalla Ahmed Khafagy 20P6211

Phase 1

The MIPS Register Description

In order to implement the MIPS Register File, we needed to implement a normal register module, a 5-32 decoder and a 32x1 multiplexer, all to be used as components to implement the main module required "RegisterFile". Firstly, we implemented a normal register in a module called "RegDef".

```
library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.NUMERIC STD.ALL;
 5 entity RegDef is
 6
       Port ( input : in STD LOGIC VECTOR (31 downto 0) ;
7
              rst : in STD LOGIC ;
8
              clk : in STD LOGIC;
9
              load : in STD LOGIC;
10
11
              increment : in STD LOGIC;
12
              output : out STD LOGIC VECTOR (31 downto 0) );
13 end RegDef;
14
15 architecture Behavioral of RegDef is
   signal temporary : std logic vector (31 downto 0) :=x"000000000";
17 begin
18
19
      process (clk, rst)
         begin
20
             if (rst = 'l') then
21
                temporary <= (others => '0');
22
            elsif (FALLING EDGE(clk) and load = '1') then
23
               temporary <= input;
24
                elsif (FALLING EDGE(clk) and increment = 'l') then
25
               temporary <= STD LOGIC VECTOR(signed(temporary) + 1);</pre>
26
27
            end if;
28
29
         end process;
30
31
      output <= temporary;
32
33 end Behavioral;
```

The "RegDef" register is the regular implementation of a register that takes the following inputs: The data input to the register, a reset, a clock, load and increment. It produces only one output. In case the reset = '1', the output is filled with zeros. However, when the reset is equal to '0' and there is a clock pulse received, at the falling edge of the clock, if the load = '1', the input value to the register is loaded and transferred to the output, however, if the increment = '1', the output is incremented by 1.

Next, we implemented the 5-32 decoder called "The Decoder". Its entity contains two input ports which are called "input" and "enable", and one output port called "output". The decoder job will be taking 5-bit input and converting it to 32-bit output, this will be used in writing data to a register, where the 5-bits will be the address of the register for the data to be written in, and the 32-output will be connected to 32 registers of the MIPS Register File as enable lines, whichever one is activated during the writing process, the equivalent register will be selected and the data will be written to it.

```
library IEEE;
1
    use IEEE.STD LOGIC 1164.ALL;
2
3
    entity TheDecoder is
4
5
        Port (
            input : in STD LOGIC VECTOR (4 downto 0);
6
            enable : in STD_LOGIC;
7
            output : out STD LOGIC VECTOR (31 downto 0));
8
9
    end TheDecoder;
10
    architecture Behavioral of TheDecoder is
11
12
13
   begin
14
    output <= (others => 'Z') when enable = '0' else
15
             16
             17
             "000000000000000000000000000000000000" when input = "00010" else
18
             "000000000000000000000000000000000" when input = "00011" else
19
             "00000000000000000000000000000000" when input = "00100" else
20
             "0000000000000000000000000000000" when input = "00101" else
21
             "00000000000000000000000000000000" when input = "00110" else
22
             "000000000000000000000000000000" when input = "00111" else
23
             "0000000000000000000000000000000" when input = "01000" else
24
             "000000000000000000000000000000" when input = "01001" else
25
             "000000000000000000000000000000" when input = "01010" else
26
             "000000000000000000000000000000" when input = "01011" else
27
             "000000000000000000000000000000" when input = "01100" else
28
             "0000000000000000000000000000000" when input = "01101" else
29
             "000000000000000000000000000000" when input = "01110" else
30
             "0000000000000000000000000000000" when input = "01111" else
31
             "00000000000000000000000000000" when input = "10000" else
32
             "00000000000000000000000000000" when input = "10001" else
33
             "000000000000000000000000000000" when input = "10010" else
34
             "000000000000000000000000000000" when input = "10011" else
35
             "00000000000000000000000000000" when input = "10100" else
36
             "0000000000000000000000000000000" when input = "10101" else
             "00000000000000000000000000000" when input = "10110" else
38
             "000000001000000000000000000000" when input = "10111" else
39
             "0000000100000000000000000000000" when input = "11000" else
40
             "0000001000000000000000000000000" when input = "11001" else
41
             "0000010000000000000000000000000" when input = "11010" else
42
             "000010000000000000000000000000" when input = "11011" else
43
             "00010000000000000000000000000" when input = "11100" else
44
             "00100000000000000000000000000" when input = "11101" else
45
             "010000000000000000000000000000" when input = "11110" else
46
             "100000000000000000000000000000" when input = "11111" else
47
             (others => 'X');
48
49
    end Behavioral;
50
51
```

Last but not least, we implemented a 32x1 multiplexer, which takes 32 inputs which will be the data stored in the 32 registers and produces only one output which will be the data required to be read from the selected register.

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
 2
 3
 4 entity Mux32xl is
                      STD LOGIC VECTOR (4 downto 0);
 5
        Port (S: in
               i0 : in STD LOGIC VECTOR (31 downto 0);
 6
 7
               il : in STD LOGIC VECTOR (31 downto 0);
               i2 : in STD LOGIC VECTOR (31 downto 0);
 8
               i3 : in STD LOGIC VECTOR (31 downto 0);
 9
               i4: in STD LOGIC VECTOR (31 downto 0);
10
               i5 : in STD LOGIC VECTOR (31 downto 0);
11
               i6 : in STD LOGIC VECTOR (31 downto 0);
12
               i7 : in STD LOGIC VECTOR (31 downto 0);
13
               i8 : in STD LOGIC VECTOR (31 downto 0);
14
               i9 : in STD_LOGIC_VECTOR (31 downto 0);
15
16
               il0: in STD LOGIC VECTOR (31 downto 0);
               ill: in STD LOGIC VECTOR (31 downto 0);
17
               il2: in STD LOGIC VECTOR (31 downto 0);
18
               il3: in STD LOGIC VECTOR (31 downto 0);
19
               il4: in STD LOGIC VECTOR (31 downto 0);
20
               il5: in STD LOGIC VECTOR (31 downto 0);
21
               il6: in STD LOGIC VECTOR (31 downto 0);
22
               il7: in STD LOGIC VECTOR (31 downto 0);
23
               il8: in STD LOGIC VECTOR (31 downto 0);
24
               il9: in STD LOGIC VECTOR (31 downto 0);
25
               i20: in STD LOGIC VECTOR (31 downto 0);
26
               i21: in STD LOGIC VECTOR (31 downto 0);
27
               i22: in STD LOGIC VECTOR (31 downto 0);
28
               i23: in STD LOGIC VECTOR (31 downto 0);
29
               i24: in STD LOGIC VECTOR (31 downto 0);
30
               i25: in STD LOGIC VECTOR (31 downto 0);
31
               i26: in STD LOGIC VECTOR (31 downto 0);
32
               i27: in STD LOGIC VECTOR (31 downto 0);
33
               i28: in STD LOGIC VECTOR (31 downto 0);
34
35
               i29: in STD LOGIC VECTOR (31 downto 0);
               i30: in STD LOGIC VECTOR (31 downto 0);
36
               i31: in STD LOGIC VECTOR (31 downto 0);
37
               output : out STD LOGIC VECTOR (31 downto 0));
38
39 end Mux32x1;
```

```
40
     architecture Behavioral of Mux32xl is
41
42
43
    begin
44
       output <= i0 when S = "000000" else
45
                   il when S = "000001" else
46
                       when S = "00010" else
47
                   i2
                   i3
                       when S = "00011" else
48
                   i4
                       when S = "00100" else
49
                       when S = "00101" else
                   i5
50
51
                   i6
                       when S = "00110" else
                   i7 when S = "00111" else
52
                   i8 when S = "01000" else
53
                   i9 when S = "01001" else
54
                   il0 when S = "01010" else
55
                   ill when S = "01011" else
56
                   i12 \text{ when } S = "01100" \text{ else}
57
                   i13 \text{ when } S = "01101" \text{ else}
58
                   i14 when S = "01110" else
59
                   il5 when S = "011111" else
60
                   il6 when S = "100000" else
61
                   i17 \text{ when } S = "10001" \text{ else}
62
                   il8 when S = "10010" else
63
                   i19 \text{ when } S = "10011" \text{ else}
64
                   i20 when S = "10100" else
65
                   i21 when S = "10101" else
66
                   i22 when S = "10110" else
67
                   i23 \text{ when } S = "101111" \text{ else}
68
                   i24 when S = "110000" else
69
                   i25 \text{ when } S = "11001" \text{ else}
70
                   i26 \text{ when } S = "11010" \text{ else}
71
                   i27 when S = "11011" else
72
                   i28 when S = "11100" else
73
74
                   i29 \text{ when } S = "11101" \text{ else}
                   i30 \text{ when } S = "111110" \text{ else}
75
                   i31 \text{ when } S = "111111" \text{ else}
76
                   (others => 'Z');
77
78
     end Behavioral;
79
80
```

Consequently, we placed all the previous modules in a package called "RegPackage" to be used in implementing the main module "RegisterFile".

```
library IEEE;
1
     use IEEE STD LOGIC 1164 ALL:
2
     use work.RegPackage.all;
 4
     entity RegisterFile is
5
         Port ( read sell : in STD LOGIC VECTOR (4 downto 0):
 6
                read sel2 : in STD LOGIC VECTOR (4 downto 0);
7
                write sel : in STD LOGIC VECTOR (4 downto 0);
8
                write_ena : in STD LOGIC;
9
                          : in STD LOGIC:
10
                write data: in STD LOGIC VECTOR (21 downto 0);
11
                          : out STD LOGIC VECTOR (31 downto 0);
12
                          : out STD LOGIC VECTOR (31 downto 0));
                data2
13
     end RegisterFile;
14
```

At the beginning, we included the previously created package "RegPackage" and declared the ports of the "RegisterFile" as described in the major task pdf.

Secondly, we declared a signal called 'L' with size of 32 bits to be used as the load enables of each register starting from L(0) to L(31) to select the required register in the writing process. Also, we declared 32 signals starting from "out0" till "out31" in order to hold the output of each register of the 32 registers to be used later on as the inputs of the 32x1 multiplexer to choose the required output in the reading process.

```
17
18 signal L, out0, out1, out2, out3, out4, out5, out6, out7, out8, out9, out10,

, out10, out11, out12, out13, out14, out15, out16, out17, out18, out19, out20, out21, out22,

, out22, out23, out24, out25, out26, out27, out28, out29, out30, out31: STD_LOGIC_VECTOR (31 downto 0);
```

Moreover, then we created onedecoder calling "TheDecoder" previous implementation, mapping the write_sel to the input, the write_ena to the enable and Signal 'L' to the output of the decoder.

```
onedecoder : TheDecoder port map (write_sel,write_ena,L);
```


After that, we created 32 Registers using the "RegDef" module and mapped the write_data to the input of the registers except for "Reg0" to have 32 zeros to the input because it will represent \$zero, then, '0' to the reset, clk to the clk, 'L' signal starting from L(0) to L(31) respectively to the load, '0' to the increment, and from out0 to out31 respectively to the outputs of the registers.

```
23
                           port map (x"00000000",'0',clk,L(0),'0',out0 ); --$zero
24
       Reg0
               : RegDef
                           port map (write data, '0', clk, L(1), '0', outl ); --$at
25
       Regl
               : RegDef
                           port map (write data, '0', clk, L(2), '0', out2 ); --$v0
26
       Reg2
              : RegDef
                           port map (write data, '0', clk, L(3), '0', out3 ); --$v1
27
       Reg3
             : RegDef
              : RegDef
                           port map (write data, '0', clk, L(4), '0', out4 ); -- $a0
28
       Reg4
                           port map (write data, '0', clk, L(5), '0', out5 ); -- $al
29
       Reg5
              : RegDef
                           port map (write data, '0', clk, L(6), '0', out6 ); -- $a2
30
       Reg6
              : RegDef
                          port map (write data, '0', clk, L(7), '0', out7 ); -- $a3
31
       Reg7
              : RegDef
                          port map (write data, '0', clk, L(8), '0', out8 ); -- $t0
       Reg8
              : RegDef
32
                          port map (write data, '0', clk, L(9), '0', out9 ); --$t1
       Reg9
              : RegDef
33
                          port map (write data, '0', clk, L(10), '0', out10 ); -- $t2
       Regl0 : RegDef
       Regll : RegDef
                          port map (write data, '0', clk, L(11), '0', outl1 ); --$t3
35
       Regl2 : RegDef
                          port map (write_data,'0',clk,L(12),'0',out12 );--$t4
36
                          port map (write_data,'0',clk,L(13),'0',out13 );--$t5
       Regl3 : RegDef
37
                           port map (write_data,'0',clk,L(14),'0',out14 );--$t6
       Regl4 : RegDef
38
       Reg15 : RegDef
                           port map (write data, '0', clk, L(15), '0', out15 ); -- $t7
39
       Regl6 : RegDef
                           port map (write_data,'0',clk,L(16),'0',out16 );--$s0
40
       Reg17
             : RegDef
                           port map (write_data,'0',clk,L(17),'0',out17 );--$s1
41
       Reg18
             : RegDef
                           port map (write_data,'0',clk,L(18),'0',out18 );--$s2
42
       Reg19
              : RegDef
                           port map (write data, '0', clk, L(19), '0', out19 ); -- $s3
43
       Reg20
              : RegDef
                           port map (write data, '0', clk, L(20), '0', out20 ); -- $s4
44
              : RegDef
                           port map (write_data,'0',clk,L(21),'0',out21 );--$s5
       Reg21
45
              : RegDef
                           port map (write_data,'0',clk,L(22),'0',out22 );--$s6
       Reg22
46
                           port map (write_data,'0',clk,L(23),'0',out23 );--$s7
47
       Reg23
              : RegDef
                           port map (write_data,'0',clk,L(24),'0',out24 );--$t8
48
       Reg24
              : RegDef
                           port map (write_data,'0',clk,L(25),'0',out25 );--$t9
               : RegDef
49
       Reg25
                           port map (write_data,'0',clk,L(26),'0',out26 );--$k0
               : RegDef
50
       Reg26
       Reg27
               : RegDef
                           port map (write data, '0', clk, L(27), '0', out27 ); --$k1
51
                           port map (write_data,'0',clk,L(28),'0',out28 );--$gp
       Reg28
               : RegDef
52
                           port map (write_data,'0',clk,L(29),'0',out29 );--$sp
       Reg29
               : RegDef
53
                           port map (write_data,'0',clk,L(30),'0',out30 );--$fp
       Reg30
               : RegDef
54
                           port map (write_data,'0',clk,L(31),'0',out31 );--$ra
       Reg31
               : RegDef
55
```

At the end, we created two 32x1 multiplexers, each taking the out0till the out31 signals as the 32 inputs of the multiplexer, but for the first multiplexer, the selector will be read_sel1 and the output will be data1, and for the second multiplexer, the selector will be read_sel2 and the output will be data2. This will be used in the reading process of data 1 and data 2.

```
FirstMux : Mux32x1 port map (read_sel1,out0,out1,out2,out3,out4,out5,out6, 58 59 SecondMux : Mux32x1 port map (read_sel2,out0,out1,out2,out3,out4,out5,out6, out7,out8,out9,out10,out11,out12,out13,out14,out15,out16,out17,out18,out19, out7,out8,out9,out10,out11,out12,out13,out14,out15,out16,out17,out18,out19, out7,out8,out9,out20,out21,out23,out24,out25,out26,out27,out28,out29,out30,out31,data1):
out20,out21,out22,out23,out24,out25,out26,out27,out28,out29,out30,out31,data2);
```

The MIPS Register RTL Schematic



The MIPS Register Testbench Code

```
LIBRARY ieee:
 2 USE ieee.std logic 1164.ALL;
 3
 4
   ENTITY RegisterFileTest IS
 5 END RegisterFileTest;
 6
    ARCHITECTURE behavior OF RegisterFileTest IS
 7
 8
        COMPONENT RegisterFile
 9
        PORT (
10
             read sell : IN std logic vector(4 downto 0);
11
             read sel2 : IN std logic vector(4 downto 0);
12
             write sel : IN std logic vector(4 downto 0);
13
             write ena : IN std logic;
14
             clk : IN std logic;
15
             write data: IN std logic vector(31 downto 0);
16
             datal : OUT std logic vector(31 downto 0);
17
             data2 : OUT std logic vector(31 downto 0)
18
19
            );
       END COMPONENT:
20
21
22
       signal read sell : std logic vector(4 downto 0) := (others => '0');
23
       signal read sel2 : std logic vector(4 downto 0) := (others => '0');
24
       signal write sel : std logic vector(4 downto 0) := (others => '0');
25
       signal write_ena : std logic := '0';
26
       signal clk : std logic := '0';
27
       signal write data : std logic vector(31 downto 0) := (others => '0');
28
29
       signal datal : std logic vector(31 downto 0);
30
       signal data2 : std logic vector(31 downto 0);
31
32
       constant clk period : time := 10 ps;
33
34
35 BEGIN
36
       uut: RegisterFile PORT MAP (
37
              read sell => read sell,
38
              read sel2 => read sel2,
39
              write sel => write sel,
40
41
              write ena => write ena,
              clk => clk,
42
              write data => write data,
43
44
             datal => datal,
             data2 => data2
45
46
            );
47
```


```
47
 48
      clk process :process
 49
      begin
         clk <= '0';
50
         wait for clk period/2;
51
         clk <= '1';
52
         wait for clk period/2;
53
      end process;
 54
 55
 56
 57
      -- Stimulus process
 58
      stim proc: process
 59
      begin
 60
         wait for clk period - 3 ps;
 61
          --Write value in $t0
 62
            write sel <= "01000"; --$t0
 63
            write data <= "00001111000011110000111100001111";</pre>
 64
            write_ena <= 'l' ;
 65
            wait for clk period * 1;
 66
 67
68
          --Write value in $s0
            write_sel <= "10000"; --$s0
 69
            write_data <= "11110000111100001111000011110000";
70
71
            write_ena <= '1';
            wait for clk_period * 1;
72
73
74
          --Read data from $t0 and $s0
75
            read sel1 <= "01000"; --$t0
            read sel2 <= "10000"; --$s0
76
             write_ena <= '0';
 77
 78
             wait for clk period * 2;
 79
            report "Testl";
 80
            assert(datal = "000011110000111100001111") report "1:Fail" severity error;
 81
            report "Test2";
 82
            assert(data2 = "111100001111000011110000") report "2:Fail" severity error;
 83
 84
            wait for clk period * 1;
85
86
          --Read data from $t0 and $s0 and write new data in $t0
87
            read sel1 <= "01000"; --$t0
88
            read sel2 <= "10000"; --$s0
89
            write sel <= "01000"; --$t0
 90
             91
             write_ena <= '1' ;
 92
 93
              . . . . . . . . . . . .
93
94
           wait for clk period * 2;
95
           report "Test3";
96
           assert(datal = "00000000000000000000000000000") report "3:Fail" severity error;
97
           report "Test4";
98
           assert(data2 = "11110000111100001111000011110000") report "4:Fail" severity error;
99
         report "Test Complete";
100
101
102
         wait;
103
     end process;
104
105 END;
```

106


The MIPS Register Sample Output

				10 ps					
Name		Value	 9 ps	10 ps	11 ps	12 ps	13 ps	14 ps	
•	read_sel1[4:0]	00000					00000		
F	read_sel2[4:0]	00000					00000		
•	write_sel[4:0]	01000					1000		
16	write_ena	1							
16	clk	0							
•	write_data[31:0]	00001111000011110000111100001111				00001111000011	1100001111000011	1	
▶ 🐝	data1[31:0]	000000000000000000000000000000000000000				000000000000000000000000000000000000000	000000000000000000000000000000000000000	00	
▶ 🐝	data2[31:0]	000000000000000000000000000000000000000				000000000000000000000000000000000000000	000000000000000000000000000000000000000	00	
14	clk_period	10 ps					10 ps		

At 10 ps, the write_ena was equal to '1' and the write_sel was equal to "01000" and the write_data was equal to "00001111000011110000111100001111". This means that the 32-bits placed in write_data should be written to the register of the address equal to "01000".



At 20 ps, the write_ena was equal to '1' and the write_sel was equal to "10000" and the write_data was equal to "11110000111100001111000011110000". This means that the 32-bits placed in write_data should be written to the register of the address equal to "01000".



Name	Value	1	69 ps	70 ps	71 ps	72 ps	73 ps	74 ps
read_sel1[4:0]	01000						01000	
read_sel2[4:0]	10000						10000	
Write_sel[4:0]	01000						01000	
🖟 write_ena	1							
Vo cik	0							
Write_data[31:0]	000000000000000000000000000000000000000					000000000000000000000000000000000000000	000000000000000000000000000000000000000	00
▶ 📆 data1[31:0]	000000000000000000000000000000000000000					000000000000000000000000000000000000000	000000000000000000000000000000000000000	00
▶ 📆 data2[31:0]	11110000111100001111000011110000					11110000111100	0011110000111100	00
le clk_period	10 ps						10 ps	

At 70 ps, the write_ena changed to be equal to '1' again which means a writing process will take place. However, read sell was equal to "01000" and read sel2 was equal to "10000". Accordingly, writing and reading processes will occur simultaneously. The writing will occur to the register corresponding to the write sel "01000" with equal to write data equal "0000000000000000000000000000000". While for the reading process, it will happen to the following two registers with addresses read sell "01000" and "10000" respectively. Consequently, data1 is "00000000000000000000000000000000" which was just written and data2 was equal to "11110000111100001111000011110000" which was previously written in previous steps.

The ALU Register Description

For the second part of phase 1, it was implementing a 32-Bit Full ALU. Firstly, we declared the entity as requested in the project description document.

```
library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
3 use IEEE.STD LOGIC signed.all;
   entity ALU is
 6
       Port ( datal : in STD LOGIC VECTOR (31 downto 0);
7
                      : in STD_LOGIC_VECTOR (31 downto 0);
8
              aluop : in STD_LOGIC_VECTOR (3 downto 0);
9
                     : in STD LOGIC:
10
              dataout : out STD LOGIC VECTOR (31 downto 0);
11
              cflag : out STD LOGIC;
12
              zflag : out STD LOGIC;
13
              oflag : out STD LOGIC);
14
15
16
17
   end ALU;
```

Secondly, we began in writing the architecture of the ALU. We decided to implement the ALU using processes and variables, and we will use the case and for loop. At the beginning, we wrote the process sensitivity list of (data1, data2, aluop, cin) to make the results reassessed whenever one of these four inputs experiences a change. We declared the following variables: temp (with size of n downto 0-32 downto 0) which will be used in the addition and subtraction processes, outvariable (with size of n-1 downto 0-31 downto 0) which will be used to store the final results of the functions of the ALU, cintemp which will be used to store the carry in of the addition and subtraction processes, cvariable for the carry out of the addition and subtraction processes, and finally zvariable which will be used to check if the result of the requested function is equal to zero or not. Also, we initialized the cflag, oflag, temp, zvariable all with zeros.

```
18
19
    architecture Behavioral of ALU is
20
21 begin
22
       process (data1, data2, aluop, cin)
23
       variable temp : STD LOGIC VECTOR (32 downto 0);
24
       variable outvariable : STD LOGIC VECTOR (31 downto 0);
25
26
       variable cvariable, zvariable, cintemp : STD LOGIC;
27
28
          BEGIN
          cflag <= '0';
29
          oflag <= '0';
30
          temp := "0000000000000000000000000000000000";
31
          zvariable := '0';
```

Then, we started in writing the case process with "case aluop" for different actions to be taken based on the value of the aluop. The first case is the addition when the aluop = "0010". Then, the cintemp will be equal to the value of the cin. The temp will be equal to the result of the sum of data1 and data2 and cintemp (carry input if there is carry input by the user), however, data1 and data2 are not summed directly, both data1 and data2 are concatenated with '0' at the most significant bit to increase the size from 32 bit to 33 bits temporarily to provide an extra bit empty for holding any carry out. Moreover, the outvariable will be equal to the temp taking only the first 32 bits and the 33th bit will be placed in the cvariable. For the oflag (overflow flag), we wrote the equation found in the screenshot to detect the overflow which happens if two large numbers are added greater than the value that the software could process resulting in an unexpected answer with an unexpected sign, overflow happens for example when adding two large positive numbers and the result turns out to be negative or adding two negative numbers and the results turns out to be positive. Finally, the cflag is assigned to hold the value of the cvariable. The subtraction is the same case of the addition as we implemented the subtraction to be carried out using addition of the 2's complement instead of direct subtraction, and it happens when the aluop is equal to "0110" along with the cintemp equal to '1' and with a subtraction operand instead.

```
case aluop is
   ----addition-----
   when "0010" =>
  cintemp := cin;
   temp := ('0' & data1) + ('0' & data2) + cintemp;
   outvariable := temp (31 downto 0);
   cvariable := temp(32);
   oflag <= (datal(31) AND data2(31) AND NOT(outvariable(31))) OR (NOT(datal(31)) AND NOT(data2(31)) AND outvariable(31));
   cflag <= cvariable;
   -----subtraction-----
   when "0110" =>
   cintemp := '1';
   temp := ('0' & data1) + ('0' & NOT(data2)) + cintemp;
   outvariable := temp (31 downto 0);
   cvariable := NOT(temp(32));
   oflag <= (datal(31) AND NOT(data2(31)) AND NOT(outvariable(31))) OR (NOT(datal(31)) AND data2(31) AND outvariable(31));
   cflag <= cvariable;
```

Moreover, the rest of the operations is completed where the "AND" operation is done when the aluop is equal to "0000", the "OR" operation is done when the aluop is equal to "0001", and the "NOR" operation is done when the aluop is equal to "1100". Also, the results of the operations is store in the outvariable as well. In the case, no one of the aluop stated is entered by the user, the outvariable will be filled with 'Z'.


Next, we constructed a for loop that basically checks for all the bits of the outvariable starting for the bit no. 0 to the bit no. 31 if they are all equal to zero by making an "OR" operation with the zvariable which was initialized previously by zero. If all the bits are zeros, the zvariable will remain equal to 0.

```
--zero output check--
for i in 0 to 31 loop
   zvariable := zvariable or outvariable(i);
end loop;
-------
```

At the end, dataout is assigned to hold the contents of the outvariable and the zflag is assigned to hold the opposite of the zvariable to be equal to '1' when all the bits are equal to '0' and vice versa.

```
dataout <= outvariable;
zflag <= not zvariable;
END PROCESS;</pre>
```

The ALU RTL Schematic



The ALU Testbench Code

```
1 LIBRARY ieee:
 2 USE ieee.std logic 1164.ALL;
 4
 5 ENTITY ALUTest IS
 6 END ALUTest;
 7
   ARCHITECTURE behavior OF ALUTest IS
8
9
10
       COMPONENT ALU
11
12
       PORT (
            datal : IN std logic vector(31 downto 0);
13
14
            data2 : IN std logic vector(31 downto 0);
            aluop : IN std_logic_vector(3 downto 0);
15
            cin : IN std logic;
16
            dataout : OUT std logic vector(31 downto 0);
17
            cflag : OUT std logic;
18
            zflag : OUT std logic;
19
            oflag : OUT std logic
20
21
           ):
      END COMPONENT;
22
23
24
      signal datal : std logic vector(31 downto 0) := (others => '0');
25
      signal data2 : std logic vector(31 downto 0) := (others => '0');
26
      signal aluop : std logic vector(3 downto 0) := (others => '0');
27
      signal cin : std logic := '0';
28
29
     signal dataout : std logic vector(31 downto 0);
30
      signal cflag : std logic;
31
32
      signal zflag : std logic;
33
      signal oflag : std logic;
34
35
36 BEGIN
37
     uut: ALU PORT MAP (
38
             datal => datal,
39
             data2 => data2,
40
             aluop => aluop,
41
             cin => cin,
42
             dataout => dataout,
43
             cflag => cflag,
44
            zflag => zflag,
45
46
            oflag => oflag
          );
47
```

```
48
49
50
   -- Stimulus process
51
         stim_proc: process
52
53 begin
54
             cin <= '0':
             wait for 10 ns;
55
          --AND testcasel
56
             datal <= "110000000000000000000000000000000000";
57
             data2 <= "10100000000000000000000000000000000";
58
             aluop <= "0000";
59
             wait for 10 ns;
60
             report "Testl":
61
             assert(dataout = "100000000000000000000000000000" and zflag = '0') report "1:Fail" severity error;
62
63
64
             wait for 1 ns;
65
          --AND testcase2
66
67
             datal <= x"0F0F0F0F";
             data2 <= x"F0F0F0FFF";
68
69
             aluop <= "0000";
             wait for 10ns;
70
             report "Test2";
71
             assert(dataout = x"0000000F" and zflag = '0') report "2:Fail" severity error;
72
73
74
             wait for 1 ns;
75
76
          --OR testcasel
77
             datal <= "11000000000000000000000000000000000";
             data2 <= "101000000000000000000000000000000000";
78
79
             aluop <= "0001";
             wait for 10 ns;
80
             report "Test3";
81
             assert(dataout = "111000000000000000000000000000" and zflag = '0') report "3:Fail" severity error;
82
83
             wait for 1 ns;
84
85
```

```
85
        -OR testcase2
86
87
         data1 <= x"0F0F0F0F";
data2 <= x"F0F0F0FFF";</pre>
88
         aluop <= "0001" ;
89
         wait for 10ns;
         report "Test4":
91
         assert(dataout = x"FFFFFFFF" and zflag = '0') report "5:Fail" severity error;
92
94
         wait for 1 ns:
95
       --NOR testcasel
96
         datal <= "110000000000000000000000000000000000";
97
         data2 <= "10100000000000000000000000000000000";
98
          aluop <= "1100" ;
99
100
         wait for 10 ns:
         report "Test6";
101
         102
103
         wait for 1 ns;
104
105
106
       --NOR testcase2
         datal <= x"0F0F0F0F";
107
108
          data2 <= x"F0F0F0FFF";
109
         aluop <= "1100" ;
         wait for 10ns;
110
111
         assert(dataout = x"00000000" and zflag = 'l') report "7:Fail" severity error;
112
113
114
         wait for 1 ns;
115
       --ADD testcasel (overflow = 1, cout = 0)
116
117
         118
         aluop <= "0010" ;
119
120
          wait for 10 ns;
121
          report "Test8":
         assert(dataout = "1101000000000000000000000000000" and oflag = '1' and oflag = '0' and zflag = '0') report "8:Fail" severity error;
122
123
124
         wait for 1 ns;
125
```

```
125
    --ADD testcase2 (zero = 1, cout = 1)
126
      data1 <= "111100000000000000000000000000000000" :
127
      data2 <= "000100000000000000000000000000000000";
128
129
      aluop <= "0010" ;
      wait for 10 ns;
130
131
      132
133
134
      wait for 1 ns;
135
     --ADD testcase3 (cout = 0)
136
      datal <= x"000000009";
data2 <= x"00000000A";</pre>
137
138
      aluop <= "0010" ;
139
      wait for 10ns;
report "Test10";
140
141
142
      143
      wait for 1 ns;
144
145
146
    --ADD testcase4 (cout = 1)
      datal <= x"FFFFFF9"
147
      data2 <= x"FFFFFFFA";
aluop <= "0010";
149
150
      report "Testll":
151
152
      153
154
      wait for 1 ns;
155
    --ADD testcase5 (overflow =1 cout = 0)
156
157
      datal <= x"7FFFFFFF":
      data2 <= x"7FFFFFFF;
158
      aluop <= "0010" ;
159
      wait for 10ns;
160
161
162
      163
164
```

```
165
     SUB testcasel (cout = 0)
166
     data1 <= "000000000000000000000000000111"; --a = 7
data2 <= "00000000000000000000000000110"; --b = 6</pre>
167
168
     cin <= '1';
169
170
     aluop <= "0110" ;
     wait for 10 ns:
171
172
     report "Test13":
173
     174
175
     wait for 1 ns:
176
   --SUB testcase2 (cout = 1)
177
     178
179
     aluop <= "0110" ;
180
181
     wait for 10 ns;
     report "Test14":
182
     183
184
185
     wait for 1 ns:
186
    --SUB testcase3 (zero = 1, cout = 0)
187
188
     189
     aluop <= "0110" ;
190
191
     wait for 10ns:
     report "Test15";
192
     193
194
     wait for 1 ns;
195
196
197
    --SUB testcase4 (cout = 1)
     198
199
     aluop <= "0110" ;
200
     wait for 10ns;
201
202
     203
204
205
     wait for 1 ns;
```

```
205
206
          wait for 1 ns;
        --SUB testcase5 (cout = 0)
data1 <= x"0000000C";
data2 <= x"0000000A";
aluop <= "0110";
wait for 10ns;
207
208
210
211
212
213
          214
          wait for 1 ns;
215
216
        --SUB testcase6 (cout = 1)
217
218
          datal <= x"FFFFFF9";
data2 <= x"FFFFFFA";
aluop <= "0110";</pre>
219
220
          wait for 10ns;
report "Test18";
221
222
          224
225
226
227
        --SUB testcase7 (zero = 1, cout = 0)
          datal <= x"00000001";
data2 <= x"00000001";
aluop <= "0110";
wait for 10ns;</pre>
228
229
231
232
233
234
          235
          wait for 1 ns;
236
       report "Test Complete";
238
239
     end process;
240
241
242 END;
243
```

The ALU Sample Output

					30,410 ps		
Name	Value	29,800 ps	30,000 ps	30,200 ps	30,400 ps	30,600 ps	30,800 ps
data1[31:0]	0f0f0f0f					(fofofof
data2[31:0]	f0f0f0ff					1	ofofoff
▶ 📆 aluop[3:0]	0000						0000
Ū₀ cin	0						
▶ 📆 dataout[31:0]	0000000f					0	000000f
le cflag	0						
le zflag	0						
🖟 oflag	0						

At 30,410 ps, the aluop was equal to "0000", accordingly, "AND" operation should be performed. Data1 was equal to "0f0f0f0f0" and data 2 was equal to "f0f0f0f0" both in hexadecimal. Dataout was equal to "0000000f" which was expected and is correct.

Name	Value	1	44,200 ps	44,4	00 ps	44,600 ps	44,800 ps	45,000 ps
data1[31:0]	0f0f0f0f							ofofofof
data2[31:0]	f0f0f0ff							fofofoff
aluop[3:0]	0001							0001
Ū _a cin	0							
dataout[31:0]	ffffffff							fffffff
🎼 cflag	0							
∏ _e zflag	0							
🎼 oflag	0							

44,442 ps

At 44,442 ps, the aluop was equal to "0001", accordingly, "OR" operation should be performed. Data1 was equal to "0f0f0f0f0" and data 2 was equal to "f0f0f0f0" both in hexadecimal. Dataout was equal to "ffffffff" which is expected and correct.

					00/012 p3			
Name	Value	1	65,800 ps	66,0	00 ps	66,200 ps	66,400 ps	66,600 ps
▶ 🧲 data1[31:0]	0f0f0f0f							ofofofof
▶ 🥷 data2[31:0]	f0f0f0ff							fofofoff
▶ 📆 aluop[3:0]	1100							1100
ା cin	0							
▶ 📆 dataout[31:0]	00000000							00000000
🖟 cflag	0							
√ zflag	1							
ାର୍ଡ୍ଗ oflag	0							

At 66,042 ps, the aluop was equal to "1100", accordingly, "NOR" operation should be performed. Data1 was equal to "0f0f0f0f0" and data 2 was equal to "f0f0f0f0" both in hexadecimal. Dataout was equal to "00000000" which is expected and correct.

Name	Value	 84,400 ps	84,600 ps	84,800 ps	85,000 ps	85,200 ps 8
▶ 🧲 data1[31:0]	1879048192					1879048192
▶ 📆 data2[31:0]	1610612736					1610612736
▶ 📆 aluop[3:0]	0010					0010
ା cin	0					
▶ 式 dataout[31:0]	-805306368					-805306368
🖟 cflag	0					
🖟 zflag	0					
ାର୍ଡ୍ଗ oflag	1					

At around 85,200 ps, the aluop was equal to "0010", accordingly, "Addition" operation should be performed. Data1 was equal to a very large positive number and data2 was equal to a very large positive number. The dataout was equal to a very large negative number which is an error and the case of overflowing, accordingly the oflag was equal to 1.

						107,810 ps
Name	Value	 107,000 ps	107,200 ps	107,400 ps	107,600 ps	.07,800 ps
▶ 😽 data1[31:0]	9					9
data2[31:0]	10					10
aluop[3:0]	0010					0010
√ cin	0					
dataout[31:0]	19					19
$V_{m{e}}$ cflag	0					
🆟 zflag	0					
🖟 oflag	0					

At 107,810 ps, the aluop was equal to "0010", accordingly, "Addition" operation should be performed. Data1 was equal to "9" and data2 was equal to "10" both in signed decimals. Dataout was equal to "19" and all the three flags were equal to zero which is expected and correct.

						11	.7,380 ps
Name	Value	 116,600 ps	116,800 ps	117,000 ps	117,200 ps		117,400 ps
▶ K data1[31:0]	-7						-7
▶ 📆 data2[31:0]	-6						-6
aluop[3:0]	0010						0010
Ū _a cin	0						
dataout[31:0]	-13						-13
🎼 cflag	1						
🛂 zflag	0						
le oflag	0						


At 117,380 ps, the aluop was equal to "0010", accordingly, "Addition" operation should be performed. Data1 was equal to "-7" and data2 was equal to "-6" both in signed decimals. Dataout was equal to "-13" with the cflag is equal to '1' indicating that there has been a carry out while the rest two flags were equal to zero which is expected and correct.

							130,510	ps
Naı	ne	Value	 137,800 ps	138,000 ps	138,200 ps	138,400 ps		138,600 ps
▶!	data1(31:0)	7						7
▶!	data2[31:0]	6						6
•	😸 aluop[3:0]	0110						0110
	🖫 cin	1						
▶!	dataout[31:0]	1						1
	1865	0						
'	86	0						
'	🖟 oflag	0						

At 138,516 ps, the aluop was equal to "0110", accordingly, "Subtraction" operation should be performed. Data1 was equal to "7" and data2 was equal to "6" both in signed decimals. Dataout was equal to "1" with all the three flags equal to zero which is expected and correct.

							150,000 ps	
Name	Value	.	149,200 ps	149,400 ps	149,600 ps	149,800 ps	150,000 ps	150,200 ps
▶ 😽 data1[31:0]	6						6	
▶ 📆 data2[31:0]	7						7	
▶ 📆 aluop[3:0]	0110						011	D
Ū₀ cin	1							
▶ 📆 dataout[31:0]	-1						-1	
√ cflag	1							
ା zflag	0							
la oflag	0							

At 150 ps, the aluop was equal to "0110", accordingly, "Subtraction" operation should be performed. Data1 was equal to "6" and data2 was equal to "7" both in signed decimals. Dataout was equal to "-1" with the cflag is equal to '1' indicating that there has been a carry out while the rest two flags were equal to zero which is expected and correct.




At 155,256 ps, the aluop was equal to "0110", accordingly, "Subtraction" operation should be performed. Data1 was equal to "6" and data2 was equal to "6" both in signed decimals. Dataout was equal to "0" with the zflag is equal to '1' indicating that the output is equal to zero while the rest two flags were equal to zero which is expected and correct.

Phase 2


The MIPS CPU Description

In phase 2, it was required to design a simple MIPS CPU. The proposed CPU should be able to perform certain instructions: R-type (AND, OR, ADD, SUB, SLT and NOR), I-type (lw, sw, beq, bne) and J instruction. To make this cpu, we will need to design every single module found in this diagram as an alone module and then use all these modules to make the main module required of the MIPS CPU.



Firstly, we designed the "PC" module which takes three inputs and produces one output. The three inputs are the following: "CLK", "RESET", "Address" and the only output is "PC". The "Address" and the "PC" are both buses with 32 bits, while the "CLK" and the "RESET" are only one bit. Followingly, we created a signal named "instructionAddress" to be used as a buffer inside the process instead of directly using the output and then the signal

will be assigned to the output at the end. The architecture of the PC is simple as it is a process which we named "PC_Process" with "CLK" and "RESET" in the sensitivity list. It functions by placing the input "Address" into the signal "instructionAddress" (substitute of the output) at the rising edge of the clock, but if the "RESET" happens to be equal to '1', then the "instructionAddress" will be reset and the whole 32 bits will be zeros.



```
library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
2
3
    entity PC is
 4
5
        port (
           signal CLK, RESET : in std logic;
 6
           signal Address : in std_logic_vector(31 downto 0);
7
           signal PC
                             : out std logic vector(31 downto 0)
9
        );
    end PC;
10
11
12
   architecture Behavioral of PC is
13
        signal instructionAddress : std logic vector(31 downto 0) := X"000000000";
14
15
        begin
17
18
            PC Process: process(CLK, RESET)
                begin
19
20
                    if RISING EDGE(CLK) then
21
22
                        instructionAddress <= Address;
23
                    end if;
24
                    if RESET = '1' then
25
                        instructionAddress <= X"000000000";
26
27
28
            end process;
29
            PC <= instructionAddress;
30
31 end Behavioral;
```

Secondly, we designed the "Adder4" module that increments the output coming from the PC module by 4, it takes one input and produces one output where both are of size 32 bits. The architecture is simple where "Output" will be equal to "Input + 4" and we included the "Numeric_STD" library in order to use the "signed" function needed for the addition.

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.NUMERIC STD.ALL;
 3
 4
 5
    entity Adder4 is
        Port ( Input : in STD LOGIC VECTOR (31 downto 0);
 6
               Output : out STD LOGIC VECTOR (31 downto 0));
 7
    end Adder4;
8
9
    architecture Behavioral of Adder4 is
10
11
    begin
12
13
       Output <= STD LOGIC VECTOR(signed(Input) + 4);
14
                                                                         Read
                                                                   PC
15
    end Behavioral;
16
17
                                                                         Instruction
18
```

Thirdly, we designed the "ShiftLeft2" module that shifts the input received by 2 bits from the left side but with preserving the sign-bit. It takes one input and produces one output where both are of size 32 bits. The architecture is simple where the 32th bit of the "Output" (Output (31)) will be equal to the 32th bit of the "Input" (Input (31)) which is the step of preserving the sign-bit. Then, three bits are skipped from the input to do the shifting operation by skipping the already transferred sign-bit (the 32th bit) and the 2 bits of the shifting which will be the 31st and the 30th bits, followingly, starting from the 29th bit till the 0th bit of the input (Input (28 downto 0)) will be transferred to the output to represent the 31st to the 3rd bit (Output (30 downto 2)). Accordingly, the output is produced but with the 1st and 0th bit unassigned (Output (1 downto 0)) which will be filled with zeros according to the rules of shifting.

```
library IEEE;
 2
    use IEEE.STD LOGIC 1164.ALL;
 3
    entity ShiftLeft2 is
 4
        Port (Input : in
                              STD LOGIC VECTOR (31 downto 0);
 5
               Output : out STD LOGIC VECTOR (31 downto 0));
 6
    end ShiftLeft2:
 7
 8
    architecture Behavioral of ShiftLeft2 is
9
10
    begin
11
       Output (31)
                            <= Input(31);
12
       Output (30 downto 2) <= Input (28 downto 0);
13
       Output(1 downto 0) <= (Others => '0');
14
15
    end Behavioral;
16
```

Fourthly, we designed two multiplexers, both multiplexers are 2x1 Mux receiving two inputs, one-bit selection line and producing one output. The two multiplexers are the same architecture and function, but one was designed to receive 32-bits inputs producing one 32-bits output and the other receives 5-bits inputs producing one 5-bits output instead. This is because all multiplexers used in the CPU are working with 32-bits basis but the multiplexer whose output goes into the "WriteRegister" which receives the address of the register for the data to be written into is 5-bits. The two multiplexers are named "CPUMux" and "5x1Mux" (5x1 was used just to indicate that it receives 5-bits and produces 1 output) respectively. The architecture is easy where the M HX output will be determined based on the selection line which is named "Selector" in "CPUMux" and named 'S' in "5x1Mux", if the selection

M

Instruction [15-11]


line is equal to '0', the output will be equal to the input Instruction [20–16] "i0", and if the selection line is equal to '1', the output will be equal to the input "i1" while all other cases will produce 32 Z's.

```
1 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
 2
 3
4 entity CPUMux is
       Port ( Selector : in STD LOGIC;
5
              i0 : in STD LOGIC VECTOR (31 downto 0);
6
                      : in STD LOGIC VECTOR (31 downto 0);
              il
              Output : out STD LOGIC VECTOR (31 downto 0));
8
9 end CPUMux;
10
11
   architecture Behavioral of CPUMux is
12
13 begin
14
     Output <= i0 when Selector = '0' else
15
                il when Selector = 'l' else
16
17
                (others => 'Z');
18
19 end Behavioral;
```

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3
4 entity Mux5xl is
      Port (S : in STD LOGIC;
5
6
              i0
                    : in STD LOGIC VECTOR (4 downto 0);
              il : in STD LOGIC VECTOR (4 downto 0);
7
              output : out STD LOGIC VECTOR (4 downto 0));
8
   end Mux5x1;
9
10
   architecture Behavioral of Mux5xl is
11
12
13 begin
14
    output <= i0 when S = '0' else
15
               il when S = 'l' else
16
17
               (others => 'Z');
18
19 end Behavioral;
```

Fifthly, we designed the "SignExtend" module that does what it actually says by receiving a 16-bit input and extend its sign to produce a 32-bit output where the 16 bits difference is a repetition of the sign-bit. How it works is as the two lines written in the architecture where it checks the sign-bit of the input which


the 16th bit (Input (15)), if the sign-bit is '1', then the output will be equal to input but concatenated with 16 ones to the left side of the input, however, if the sign-bit is '0', the output will be equal to the input concatenated with 16 zeros the left side of the input and any other case will produce Zs.



```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
    entity SignExtend is
        Port ( Input : in STD LOGIC VECTOR (15 downto 0);
 5
               Output : out STD_LOGIC_VECTOR (31 downto 0));
 6
    end SignExtend;
 7
 8
    architecture Behavioral of SignExtend is
 9
    begin
10
11
12
       Output <= "00000000000000000" & Input WHEN Input(15) = '0' ELSE
                 "111111111111111" & Input WHEN Input(15) = '1' ELSE
13
14
                  (Others => 'Z');
15
16
17
    end Behavioral;
```

Moving on to the 6th module, we made a module named "JumpAddressConcat" which will be responsible for creating the jump address


by the concatenation of the last 4 bits from the output of the "Adder4" module (PC + 4) (InputLeft (31 downto 28)) to the first 28 bits of the output from shifting left 2 of the instruction (InputRight (27 downto 0)).



```
library IEEE;
 1
    use IEEE.STD LOGIC 1164.ALL;
2
 3
 4
    entity JumpAddressConcat is
                                 STD LOGIC VECTOR (31 downto 0);
 5
        Port ( InputLeft : in
               InputRight : in STD LOGIC VECTOR (31 downto 0);
 6
               Output : out STD LOGIC VECTOR (31 downto 0));
 7
 8
    end JumpAddressConcat;
 9
    architecture Behavioral of JumpAddressConcat is
10
11
    begin
12
       Output <= InputLeft(31 downto 28) & InputRight(27 downto 0);
13
14
15
    end Behavioral;
```

For the 7th module, it will be the "MainControlUnit" which is responsible for controlling the CPU, it takes only one 6-bit input and produces 9 outputs where all outputs are a single bit except the "ALUOp" output will be 2 bits. The input is the OpCode which the last 6 bits of the instruction loaded (instruction

[31-26]). The eight single bit outputs are the following: MemRead, MemWrite, RegDst, Branch, MemtoReg, ALUSrc, Jump and RegWrite. The "MainControlUnit" was using the case process format where cases are based on the following truth table which could be found in Lecture 10.



Control	Signal name	R-format	lw	sw	beq
	Op5	0	1	1	0
	Op4	0	0	0	0
lt-	Op3	0	0	1	0
Inputs	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	Х	X
	RegWrite	1	1	0	0
Outputs	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

However, the jump process and the bne were not in this table. In the case of the bne, the outputs are exactly like the beq process, but the opcode is different as the bne opcode is "000101". For the jump, the opcode will be equal to "000010" all the outputs are zeros except for the RegDst and the MemtoReg will be don't cares ('X') and obviously the jump output will be equal to '1'. For any other cases, all the outputs will be reset and equal to zeros.


```
1
   library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3
   entity MainControlUnit is
 4
 5
 6
       Port ( OpCode : in STD LOGIC VECTOR (5 downto 0);
              MemRead : out STD LOGIC;
7
              MemWrite : out STD LOGIC:
8
9
              RegDst : out STD LOGIC;
              Branch : out STD LOGIC;
10
11
              MemtoReg : out STD LOGIC;
              ALUSrc : out STD LOGIC;
12
                     : out STD LOGIC VECTOR (1 downto 0);
              aOULA
13
              Jump : out STD LOGIC;
14
              RegWrite : out STD LOGIC);
15
16
17 end MainControlUnit;
18
19 architecture Behavioral of MainControlUnit is
20 begin
21
22
      Process (OpCode)
      BEGIN
23
24
25
         RegWrite <= '0';
26
            CASE OpCode IS
27
28
               -----RTvpe-----
29
30
               WHEN "0000000" =>
                  MemRead <= '0'
31
                  MemWrite <= '0'
32
                  RegDst <= 'l' ;
33
                  Branch
                           <= '0' ;
34
                  MemtoReg <= '0' ;
35
                  ALUSrc <= '0' ;
36
                  ALUOp
                           <= "10" ;
37
                  Jump
                           <= '0' ;
38
                  RegWrite <= '1' ;
39
40
41
```

```
41
42
              -----LW-----
43
              WHEN "100011" =>
                MemRead <= '1' ;
44
                MemWrite <= '0' ;
45
                 RegDst <= '0'
46
                Branch <= '0' ;
47
                MemtoReg <= '1'
48
                ALUSrc <= '1' ;
49
                         <= "00" ;
                ALU0p
50
                 Jump <= '0';
51
                 RegWrite <= 'l' ;
52
53
54
55
              ----SW-----
              WHEN "101011" =>
56
                MemRead <= '0';
57
                MemWrite <= 'l'
58
                 RegDst <= 'X' ;
59
                Branch <= '0'
60
                MemtoReg <= 'X'
61
                        <= '1'
62
                ALUSrc
63
                ALUOp
                         <= "00" ;
                Jump <= '0'
64
65
                RegWrite <= '0';
66
67
68
              -----beq-----
              WHEN "000100" =>
69
                MemRead <= '0'
70
71
                MemWrite <= '0'
                 RegDst <= 'X' ;
72
73
                 Branch
                        <= '1'
                MemtoReg <= 'X' ;
74
                        <= '0'
                ALUSrc
75
                ALUOp <= "01" ;
76
                        <= '0'
                Jump
77
                 RegWrite <= '0' ;
78
79
```

```
80
               -----bne-----
 81
              WHEN "000101" =>
 82
                  MemRead <= '0';
 83
                  MemWrite <= '0' ;
 84
                  RegDst <= 'X' ;
 85
                  Branch <= '1' ;
 86
                 MemtoReg <= 'X' ;</pre>
87
 88
                  ALUSrc <= '0'
                 ALUOp
Jump
                          <= "01" ;
 89
                          <= '0' ;
90
                  RegWrite <= '0' ;
 91
 92
 93
94
               ----Jump-----
 95
              WHEN "000010" =>
 96
                  MemRead <= '0';
97
                  MemWrite <= '0' ;
98
                 RegDst <= 'X' ;
Branch <= '0' ;
99
100
                 MemtoReg <= 'X'
101
                 ALUSrc <= '0'
102
                 ALUOp
                          <= "00" ;
103
104
                  Jump
                          <= '1' ;
105
                  RegWrite <= '0';
106
107
              WHEN OTHERS => NULL;
108
                  MemRead <= '0';
109
                  MemWrite <= '0' ;
110
                 RegDst <= '0' ;
111
112
                  Branch <= '0' ;
                 MemtoReg <= '0';
113
                  ALUSrc <= '0'
114
                          <= "00";
115
                  ALUOp
                  Jump <= '0';
116
                  RegWrite <= '0' ;
117
118
119
           END CASE;
120
121
      END PROCESS:
122
123
124
125 end Behavioral;
```

Next was the "ALUControlUnit". This module takes in two inputs, the FunctionCode which is 6 bits (it is the function field in the instruction which is

the first 6 bits – instruction [5-0]) and the ALUOp which is 2 bits which is the same ALUOp coming out as an output from the "MainControlUnit". The output produced is the "ALUFunct" of a size of 4 bits which is the ALU Control Lines which will be the input of the ALU to decide which operation to make. The "ALUControlUnit" was designed based on the upcoming truth table.



Instruction	ALLIOn	Instruction	Funct	Desired	ALU Control	
OpCode	ALUOp	Operation	Field	ALU Action	Input	
LW	00	Load Word	XXXXXX	Add	0010	
SW	00	Store Word	XXXXXX	Add	0010	
BEQ	01	Branch Equal	XXXXXX	Subtract	0110	
BNE	01	Branch Not	xxxxxx	Subtract	0110	
DIAL	O1	Equal	ΑΛΛΛΛΛ	Subtract	0110	
R-Type	10	Add	100000	Add	0010	
R-Type	10	Subtract	100010	Subtract	0110	
R-Type	10	And	100100	And	0000	
R-Type	10	Or	100101	Or	0001	
R-Type	10	Set On Less	101010	Set On Less	0111	
K-Type	10	Than	101010	Than	OIII	
R-Type	10	Nor	100111	Nor	1100	

That leaves us with four components or modules for the CPU which are the Registers, ALU, Data Memory, Instruction Memory. For the Registers and the ALU, we used the previously built modules of "RegisterFile" and "ALU" of Phase 1 but with a small modification to the ALU which is adding the SLT function (Set On Less Than), accordingly, you could refer back to the description of both modules in the "Phase 1" section.

```
70
               71
                                   ----slt-----
                                 when "0111" =>
               72
                                 if (datal<data2) THEN
               73
               74
                                 outvariable := x"00000001";
                                 else
               75
                                 outvariable := x"000000000";
               76
                                 end if:
               77
                78
Read
                                              Read
register 1
         Read
                                              address
                                Read
                       Address
        data 1
Read
                                                                            Zero
register 2
                                                                       ALU ALU
                                               Instruction
         Read
Write
                                                    [31-0]
                                                                           result
        data 2
register
                              Data
                      Write Data
data memory
                                              Instruction
Write
                                               memory
data Registers
```

Regarding the data and instruction memories, they were already provided by the doctor, so we used them with only minor edits. For both modules, we removed the generic part and replaced the sizes with direct numbers instead as the whole modules were non-generic, so we decided to complete it that way. However, in the instruction memory, there were some errors regarding the instructions supplied, so we made some more edits. Firstly, we deactivated (by making it in the format of a comment) the last instruction which was originally placed in MEMORY(32) which was a jumping instruction and instead we made MEMORY(32) to hold the binary value of this instruction "add \$s0, \$s0, \$t8" which will is responsible for writing the last value of the sequence which is '-1' in the register \$s0. Also, we added an extra instruction to be MEMORY(33) which is the same instruction in the previous line of MEMORY(32) but this time the goal was not performing the exact instruction itself but was to add any extra instruction with no concern about the instruction contents itself but only an instruction the involves using register \$s0 in order for us to read the new value of \$s0 which was written by the previous instruction.

```
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.all;
   use IEEE STD LOGIC SIGNED all; use IEEE STD LOGIC ARITH all;
    use IEEE.std_logic_textio.all;
    library STD;
 8
    use STD.textio.all;
10
    ----Only removed the generic variables and replaced them with equivalent numbers as the whole cod
    entity INSTRMEMORY is
13
      port (
14
15
        LoadIt : in Std_logic ;
                : out STD_LOGIC_VECTOR(31 downto 0);
        ADDRESS : in STD_LOGIC_VECTOR(31 downto 0);
17
18
        CLK : in STD LOGIC
19
        ) :
    end INSTRMEMORY;
20
21
22
    architecture BEHAVIORAL of INSTRMEMORY is
23
      signal ADDRover4: STD_LOGIC_VECTOR(29 downto 0);
24
25
26
27
    ROM PROCESS: process(CLK, ADDRESS) is
                                         type MEM is array(0 to 63) of STD LOGIC VECTOR(31 downto 0);
28
                                         variable MEMORY: MEM := (others => X"00000000");
29
30
                                         variable IADR: INTEGER;
31
32 begin
33
```

For the cut off comments, it is briefly described in the previous paragraphs, however if you want to see the full comments, please check the VHDL file itself.

```
if LoadIt = '1' then
34
35
36
   --Projectl test
37
        MEMORY(1) := "10001100000011010000000000110000";
39
        MEMORY(2) := "1000110000011000000000000110100";
40
        MEMORY(3) := "1000110000011001000000000111000";
41
        MEMORY(4) := "0000000000011000010100000100000";
42
        MEMORY(5) := "10101101000010100000000000000000";
43
        44
        MEMORY(7) := "0000000110111000010010000100010"; --
45
        MEMORY(8) := "00000001001110000100100000100010";
46
        MEMORY(9) := "100011010000101100000000000000"; -- loop
47
        48
        MEMORY(11) := "00000001011011000101000000100000"
49
50
        MEMORY(12) := "10101101000010100000000000000000"
51
        MEMORY(13) := "00000001000110010100000000000000"
        MEMORY(14) := "00000001001110000100100000100010"
52
        MEMORY(15) := "00000000000001001000010000101010";
53
        54
        55
        56
        MEMORY(19) := "00000000000011010010100000100000";
57
        MEMORY(21) := "00000000000011000100000000100010" ; -- sub $s0, $zero, $t8
59
        MEMORY(22) := "000000010000000010000000100100";
60
        MEMORY(23) := "00000001000010000100100000100000";
61
        MEMORY (24) := "0000000100101001001000000100000";
62
        MEMORY (25) := "000000001001010101000000100000";
63
        64
        MEMORY(27) := "00000001000110000100000000100000";
65
        MEMORY(28) := "0000000100000101000010000101010";
66
        MEMORY(29) := "000101000010000011111111111111111001"; -- BNE $at $zero 0xFFF9 -- 0x1420FFF9
67
        MEMORY(30) := "0000000000000001100000000100111";
68
        MEMORY(31) := "00000010000110001000000000100111"
69
        70
        MEMORY(32) := "00000010000110001000000000000000000"; -- added this instruction of add $s0, $:
71
        MEMCRY(33) := "000000100001100010000000000000000000" ; -- added an extra instruction same as the
72
73
74
     end if;
75
76
77
      if FALLING_EDGE(CLK) then
78
        IADR:= CONV INTEGER(ADDROver4);
79
        DATA <= MEMORY(IADR);
80
      end if;
               76
               77
                       if FALLING EDGE(CLK) then
                         IADR:= CONV INTEGER(ADDRover4);
               78
                         DATA <= MEMORY(IADR);
               79
                       end if:
               80
                     end process;
               81
               82
                     ADDRover4 <= ADDRESS(31 downto 2) ;
               84
```

85

end BEHAVIORAL;

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.all;
  use IEEE.STD LOGIC UNSIGNED.all;
 3
 5 entity DATAMEMORY is
 6 ----Only removed the generic variables and replaced them with equival
   port ( LoadIt : in STD LOGIC;
 7
              : in STD LOGIC VECTOR (31 downto 0);
 8
        OUTPUT
             : out STD LOGIC VECTOR (31 downto 0);
 G.
        MEM READ : in STD LOGIC;
10
        MEM WRITE : in STD LOGIC;
11
        ADDRESS : in STD LOGIC VECTOR (31 downto 0);
12
13
        CLK : in STD LOGIC
14
        );
1.5
16 end DATAMEMORY;
17
18 architecture BEHAVIORAL of DATAMEMORY is
19
20
   type MEM is array (0 to 63) of STD LOGIC VECTOR (31 downto 0);
   signal MEMORY : MEM;
21
   signal OUTS: STD LOGIC VECTOR(31 downto 0);
23
    signal ADDRover4: STD LOGIC VECTOR(29 downto 0);
    signal ADDR int: integer;
24
25 begin
26
   process ( MEM_READ, MEM WRITE, CLK, ADDRESS, INPUT ) is
27
   begin
28
   if LoadIt = '1' then
29
  _____
31 --Projectl test
     33
     35
     36
      37
     38
39
     40
      41
42
      43
      45
      46
47
      48
49
   else
    if FALLING EDGE(CLK) then
50
     if MEM WRITE = '1' then
51
      MEMORY(ADDR_int) <= INPUT;</pre>
52
     end if:
53
    end if;
54
   end if;
55
56
57 end process;
58
   ADDRover4 <= ADDRESS(31 downto 2) ;
   ADDR int <= CONV INTEGER (ADDROver4);
   OUTS <= MEMORY(ADDR int) when MEM READ = '1' and (ADDR int < 64) else
61
         (others => 'Z') when MEM READ = '0';
62
63
   OUTPUT <= OUTS;
64
66 end BEHAVIORAL;
```

Moving on to the next step, we created a package by the name of "MIPSPackage" where we placed all the previous components and also added several signals that will be used later on in the main module called "MIPSCPU".

```
library IEEE;
 2
    use IEEE.STD LOGIC 1164.all;
3
 4 package MIPSPackage is
5
       component ALUControlUnit is
 6
7
           Port ( FunctionCode : in STD LOGIC VECTOR (5 downto 0);
                  ALUOp : in STD_LOGIC_VECTOR (1 downto 0);
ALUFunct : out STD_LOGIC_VECTOR (3 downto 0));
8
9
      end component;
10
11
12
13
       component ALU is
14
15
           Port ( datal : in STD LOGIC VECTOR (31 downto 0);
16
                  data2 : in STD LOGIC VECTOR (31 downto 0);
17
                  aluop : in STD LOGIC VECTOR (3 downto 0);
18
19
                         : in STD LOGIC;
                  dataout : out STD LOGIC VECTOR (31 downto 0);
20
                  cflag : out STD LOGIC;
21
                  zflag : out STD_LOGIC;
22
                  oflag : out STD LOGIC);
23
24
25
       end component;
26
27
28
29
       component CPUMux is
30
           Port ( Selector : in STD LOGIC;
31
                  i0 : in STD LOGIC VECTOR (31 downto 0);
32
                           : in STD LOGIC VECTOR (31 downto 0);
33
                  Output : out STD LOGIC VECTOR (31 downto 0));
34
       end component;
35
36
```

```
38
      component DATAMEMORY is
39
40
         port ( LoadIt : in STD LOGIC;
41
                          : in STD LOGIC VECTOR (31 downto 0);
                INPUT
42
                OUTPUT
                         : out STD LOGIC VECTOR (31 downto 0);
43
                MEM READ : in STD LOGIC;
44
                MEM WRITE : in STD LOGIC;
45
                ADDRESS
                        : in STD LOGIC VECTOR (31 downto 0);
46
                CLK
                          : in STD LOGIC
47
                );
48
49
50
       end component;
51
52
53
       component INSTRMEMORY is
54
55
56
         port (
           LoadIt : in Std logic ;
57
                 : out STD LOGIC VECTOR(31 downto 0);
58
           ADDRESS : in STD LOGIC VECTOR(31 downto 0);
59
                   : in STD LOGIC
           CLK
60
           );
61
62
       end component;
63
64
      component MainControlUnit is
65
66
67
           Port ( OpCode : in STD LOGIC VECTOR (5 downto 0);
                  MemRead : out STD LOGIC;
68
                  MemWrite : out STD LOGIC;
69
                  RegDst : out STD LOGIC;
70
                  Branch
                          : out STD LOGIC;
71
                  MemtoReg : out STD LOGIC;
72
                  ALUSrc : out STD LOGIC;
73
                          : out STD LOGIC VECTOR (1 downto 0);
74
                  ALUOp
                          : out STD LOGIC;
                  Jump
75
                  RegWrite : out STD LOGIC);
76
77
78
       end component;
79
80
```

```
80
 81
        component RegisterFile is
 82
            Port ( read sell : in STD LOGIC VECTOR (4 downto 0);
 83
                   read sel2 : in STD LOGIC VECTOR (4 downto 0);
 84
                   write sel : in STD LOGIC VECTOR (4 downto 0);
 85
 86
                   write ena : in STD LOGIC;
                             : in STD LOGIC;
 87
                   c1k
                   write data : in STD LOGIC VECTOR (31 downto 0);
 88
                             : out STD LOGIC VECTOR (31 downto 0);
 89
                   datal
                   data2 : out STD LOGIC VECTOR (31 downto 0));
 90
 91
        end component;
 92
 93
 94
        component ShiftLeft2 is
 95
            Port (Input : in STD LOGIC VECTOR (31 downto 0);
 96
                   Output : out STD LOGIC VECTOR (31 downto 0));
 97
 98
        end component;
 99
100
101
        component SignExtend is
102
            Port ( Input : in STD LOGIC VECTOR (15 downto 0);
103
                   Output : out STD LOGIC VECTOR (31 downto 0));
104
105
        end component;
106
        component PC is
107
            Port (
108
                signal CLK, RESET : in std logic;
109
                signal Address : in std logic vector(31 downto 0);
110
                signal PC : out std logic vector(31 downto 0)
111
112
            );
        end component;
113
114
        component Adder4 is
115
           Port ( Input : in STD LOGIC VECTOR (31 downto 0);
116
                Output : out STD LOGIC VECTOR (31 downto 0));
117
        end component;
118
119
        component JumpAddressConcat is
120
            Port (InputLeft: in STD LOGIC VECTOR (31 downto 0);
121
122
                   InputRight : in STD LOGIC VECTOR (31 downto 0);
                   Output : out STD LOGIC VECTOR (31 downto 0));
123
        end component;
124
```

```
125
     component Mux5xl is
126
          Port ( S : in STD LOGIC;
127
                       : in STD LOGIC VECTOR (4 downto 0);
128
129
                 il : in STD LOGIC VECTOR (4 downto 0);
                 output : out STD LOGIC VECTOR (4 downto 0));
130
131
     end component;
132
     133
    --previous instruction address in PC
134
    signal instructionAddress : std logic vector(31 downto 0) := X"000000000";
135
    signal InstrAddressAdd4 : std logic vector(31 downto 0) := X"000000000";
136
137
    --related to jump process
138
   signal instructionShifted : std_logic_vector(31 downto 0) := X"000000000";
139
   signal jumpInstrAddress : std_logic_vector(31 downto 0) := X"000000000";
140
141
142
   --related to branch process
   signal branchInstAddress : std logic vector(31 downto 0) := X"000000000";
143
144 signal immedValuel6 : std logic vector(31 downto 0) := X"000000000";
145 signal branchValueShifted : std logic vector(31 downto 0) := X"000000000";
146 signal intermediateAddress : std logic vector(31 downto 0) := X"000000000";
147
    --final new instruction address result
148
   signal newInstrAddress : std logic vector(31 downto 0) := X"000000000";
149
150
151
    --instruction from INSTMEMORY
152 signal instruction : std logic vector(31 downto 0) := X"000000000";
153
    ------Main control unit signals------
154
155 signal MemRead : std_logic := '0';
                            : std logic := '0';
156 signal MemWrite
157 signal RegDst
                            : std logic := '0';
                        : std_logic := '0';
: std_logic := '0';
158 signal Branch
159 signal MemtoReg
160 signal ALUSrc
                            : std logic := '0';
161 signal ALUOp
                            : std logic vector(1 downto 0) := "00";
                            : std logic := '0';
162 signal Jump
   signal RegWrite : std logic := '0';
163
164
    -----Register unit signals-----
165
166 signal WriteRegister : std_logic_vector(4 downto 0) := "00000";
167 signal WriteData : std_logic_vector(31 downto 0) := X"000000000";
168 signal ReadDatal : std_logic_vector(31 downto 0) := X"000000000";
169 signal ReadData2 : std logic vector(31 downto 0) := X"000000000";
170
```

```
165 ------Register unit signals-----
166 signal WriteRegister : std_logic_vector(4 downto 0) := "000000";
167 signal WriteData : std_logic_vector(31 downto 0) := X"000000000";
168 signal ReadDatal : std_logic_vector(31 downto 0) := X"000000000";
169 signal ReadData2 : std logic vector(31 downto 0) := X"000000000";
170
171
172 -----ALU unit & control signals-----
173 signal ALUFunct : std_logic_vector(3 downto 0) := "0000";
174 signal ALUZero
                             : std logic := '0';
                            : std logic vector(31 downto 0) := X"000000000";
175 signal ALUMuxInput
176 signal ALUOutTemp
                             : std logic vector(31 downto 0) := X"000000000";
177
178
     ------Data Memory signals------
179 signal DataMemOutTemp : std logic vector(31 downto 0) := X"000000000";
180
181
182
183 -- open signal for later adding
184
185 signal BranchingSignal : std logic :='0';
186
187
188
                   -----end signals------
189
190 end MIPSPackage;
191
192 package body MIPSPackage is
193 end MIPSPackage;
194
```

Coming to the final stage, we created a main module named "MIPSCPU" and included the "MIPSPackage" where the main module will be completed by making all the connections between all the previous modules according to the connections drawn in diagram of the CPU provided in the major task pdf.

At the beginning, we declared all the inputs and outputs exactly as mentioned in the major task pdf and as can be seen in the upcoming screenshot, however, we decided to add two extra outputs "ReadReg1O" and "ReadReg2O" to display the address of the registers that are used in the reading process in the current instruction in order to ease the output tracing at the end in the simulation.

```
1 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
   use work.MIPSPackage.all;
   entity MIPSCPU is
 5
      Port ( START
                        : in STD LOGIC;
 6
              CLK
                        : in STD LOGIC;
7
              RegFileOutl : out STD LOGIC VECTOR (31 downto 0);
8
              RegFileOut2 : out STD LOGIC VECTOR (31 downto 0);
9
                         : out STD LOGIC VECTOR (31 downto 0);
              ALUOut
10
                        : out STD LOGIC VECTOR (31 downto 0);
              PCOut
11
              DataMemOut : out STD LOGIC VECTOR (31 downto 0);
12
13
     -----The previous outputs are the ones requ
14
    --The next outputs are added as extras by us to verify that the f
15
16
              ReadReg10 : out STD LOGIC VECTOR (4 downto 0);
17
              ReadReg20 : out STD LOGIC VECTOR (4 downto 0)
18
19
   end MIPSCPU;
20
21
```

Next, we used the previously created signals and components found in "MIPSPackage" to make the connections between the modules like the diagram of the CPU given in the major task pdf with just a small modification for adding the "bne" instruction. So we wrote the port maps using the created signals when needed and any output that is found in one of the components but wont be used in the main module was assigned to "open". At the end, we assigned the outputs of the main module called "MIPSCPU" to their equivalent signals.

```
1 library IEEE;
      use IEEE STD LOGIC 1164 ALL:
  3
      use work.MIPSPackage.all;
      entity MIPSCPU is
         Port ( START
                               : in STD_LOGIC;
                                 : in STD_LOGIC;
                   CLK
                  RegFileOutl: out STD LOGIC VECTOR (31 downto 0);
RegFileOut2: out STD LOGIC VECTOR (31 downto 0);
ALUOut: out STD LOGIC VECTOR (31 downto 0);
PCOut: out STD LOGIC VECTOR (31 downto 0);
  8
  9
 10
 11
                  DataMemOut : out STD_LOGIC_VECTOR (31 downto 0);
 12
 13
            -------The previous outputs are the ones requested in the Major Task PDF--------
 14
      --The next outputs are added as extras by us to verify that the fibonnaci sequence appears in $50 whose decimal value is 16-
 1.5
 16
                   ReadReg10 : out STD_LOGIC_VECTOR (4 downto 0);
ReadReg20 : out STD_LOGIC_VECTOR (4 downto 0)
 17
 18
 19
                   );
 20 end MIPSCPU;
 21
      architecture Behavioral of MIPSCPU is
 22
                 ---------Signals used in this module is found in the package--------------
 23
 24
 25
 26
 27
                  -----PC related operations-
 28
                                               port map (Input => instructionAddress, Output => InstrAddressAdd4);
 29 PC_Adder
                       : Adder4
 30
      --Branch related
 31
 port map (Input => instruction(15 downto 0), Output => immedValue16);


Branch_PC_Sign : SignExtend port map (Input => instruction(15 downto 0), Output => immedValue16);


Branch_PC_Shift : ShiftLeft2 port map (Input => immedValue16, Output => branchValueShifted);

Port map (datal => Input/AddressIdd4 data2 => branchValueShifted alv
      Branch_PC_Adder : ALU
                                               port map (datal => InstrAddressAdd4, data2 => branchValueShifted, aluop => "0010", cin => '0'
 34
                                                           , dataout => branchInstAddress, cflag => open, zflag =>open, oflag =>open);
 35
 36
      BranchingSignal <= Branch AND ((ALUZero AND NOT(instruction(26))) OR (NOT(ALUZero) AND instruction(26)));
      PC_BranchMux : CPUMux port map (Selector => BranchingSignal, i0 => InstrAddressAdd4, i1 => branchInstAddress
 37
                                                          , Output => intermediateAddress);
 38
      --Jump related
 39
 40
                                                port map (Input => instruction, Output => instructionShifted);
 41 PC JumpConc
                        : JumpAddressConcat port map (InputLeft => InstrAddressAdd4, InputRight => instructionShifted
                                                            Output => jumpInstrAddress);
 42
 43 PC JumpMux : CPUMux
                                                port map (Selector => Jump, i0 => intermediateAddress, i1 => jumpInstrAddress
 44
                                                          , Output => newInstrAddress);
 45
       --PC final impact
                                              port map (CLK => CLK, RESET => START , Address => newInstrAddress, PC => instructionAddress);
      Program_Counter : PC
```

```
48
49
        -----Instruction memory unit-----
50
51
                 : INSTRMEMORY
                                    port map (LoadIt => START, DATA => instruction, ADDRESS => instructionAddress, CLK => CLK);
   Instr Memory
52
53
54
      ------Main Control Unit-----
55
56
   Control Unit : MainControlUnit port map (OpCode => instruction(31 downto 26), MemRead => MemRead, MemWrite => MemWrite
57
                                              , RegDst =>RegDst, Branch => Branch, MemtoReg => MemtoReg, ALUSrc => ALUSrc
58
                                              , ALUOp => ALUOp, Jump => Jump, RegWrite => RegWrite);
59
60
     -----Registers unit-----
61
   CPU_WriteRegMUx : Mux5xl
                                     port map (S => RegDst, i0 => instruction(20 downto 16), i1 => instruction(15 downto 11)
62
                                              , output => WriteRegister);
63
64
   CPU Registers : RegisterFile
                                    port map (read sel1 => instruction(25 downto 21), read sel2 => instruction(20 downto 16)
65
                                              , write_sel => WriteRegister, write_ena => RegWrite, clk => CLK
66
                                              , write_data => WriteData, datal => ReadDatal, data2 => ReadData2);
67
68
    -----ALU & ALU Control unit------
70
71
   ALU_Control : ALUControlUnit
                                    port map (FunctionCode => instruction(5 downto 0), ALUOp => ALUOp, ALUFunct => ALUFunct);
72
73
   ALU InputMux : CPUMux
                                    port map (Selector => ALUSrc, i0 => ReadData2, i1 => immedValue16
74
                                              , Output => ALUMuxInput);
75
                                     port map (datal => ReadDatal, data2 => ALUMuxInput, aluop => ALUFunct, cin => '0'
76
   ALU Unit
                 : ALU
77
                                             , dataout => ALUOutTemp, cflag => open, zflag => ALUZero, oflag =>open );
    -----Data memory unit-----
78
79
                                     port map (LoadIt => START, INPUT => ReadData2, OUTPUT => DataMemOutTemp
   Data_Memory : DATAMEMORY
80
                                     , MEM_READ => MemRead, MEM_WRITE => MemWrite, ADDRESS => ALUOutTemp, CLK => CLK);
port map (Selector => MemtoReg, i0 => ALUOutTemp, i1 => DataMemOutTemp
81
   Data_MemMuxOut : CPUMux
82
                                             , Output => WriteData);
83
84
85
       -----Outputs-----
   RegFileOutl <= ReadDatal;
86
    RegFileOut2 <= ReadData2;</pre>
87
             <= ALUOutTemp;
    ALUOut
88
    PCOut
               <= instructionAddress;
89
    DataMemOut <= DataMemOutTemp;
90
    ReadReg10 <= instruction(25 downto 21);</pre>
91
    ReadReg20 <= instruction(20 downto 16);</pre>
92
93
   end Behavioral;
94
```

The MIPS CPU RTL Schematic





The MIPS CPU Testbench Code

```
1 LIBRARY ieee;
   USE ieee.std logic 1164.ALL;
 2
 3
 4
 5 ENTITY test instr IS
 6 END test instr;
 7
 8 ARCHITECTURE behavior OF test instr IS
 9
        -- Component Declaration for the Unit Under Test (UUT)
10
11
        COMPONENT MIPSCPU
12
        PORT (
13
             START : IN std logic;
14
             CLK : IN std logic;
15
             RegFileOutl : OUT std logic vector(31 downto 0);
16
             RegFileOut2 : OUT std logic vector(31 downto 0);
17
             ALUOut : OUT std logic vector(31 downto 0);
18
             PCOut: OUT std logic vector(31 downto 0);
19
             DataMemOut : OUT std logic vector(31 downto 0);
20
             ReadReg10 : out STD LOGIC VECTOR (4 downto 0);
21
                          : out STD LOGIC VECTOR (4 downto 0)
             ReadReg20
22
23
24
            );
        END COMPONENT;
25
26
27
       --Inputs
28
29
       signal START : std logic := '0';
       signal CLK : std logic := '0';
30
31
       --Outputs
32
       signal RegFileOutl : std logic vector(31 downto 0);
33
       signal RegFileOut2 : std logic vector(31 downto 0);
34
35
       signal ALUOut : std logic vector(31 downto 0);
       signal PCOut : std logic vector(31 downto 0);
36
       signal DataMemOut : std logic vector(31 downto 0);
37
       signal ReadReg10 : std logic vector(4 downto 0);
38
       signal ReadReg20 : std logic vector(4 downto 0);
39
40
41
       -- Clock period definitions
42
43
       constant CLK period : time := 10 ns;
```


```
44
45 BEGIN
46
       -- Instantiate the Unit Under Test (UUT)
47
       uut: MIPSCPU PORT MAP (
48
               START => START,
49
              CLK => CLK,
50
              RegFileOutl => RegFileOutl,
51
              RegFileOut2 => RegFileOut2,
52
              ALUOut => ALUOut,
53
              PCOut => PCOut,
54
              DataMemOut => DataMemOut.
55
              ReadReg10 => ReadReg10,
56
              ReadReg20 => ReadReg20
57
58
59
60
61
            );
62
       -- Clock process definitions
63
64
       CLK process :process
65
      begin
          CLK <= '0';
66
          wait for CLK period/2;
67
          CLK <= '1';
68
          wait for CLK period/2;
69
       end process:
70
71
72
      -- Stimulus process
73
74
      stim proc: process
      begin
75
76
          START <= '1';
77
          WAIT for 30 ns:
78
          START <= '0';
79
          WAIT for 30ns:
80
81
82
83
          wait;
84
      end process;
85
86 END;
87
```

The MIPS CPU Sample Output

At the beginning of the simulation, a few steps should be done in order to see the output and making the tracing process easier. Step 1 is to fit the page to the screen. Step 2 is to press the "Run All" button in order to display all the program including the output because by default it stops at 1000 ns which is not sufficient. Step 3 is to change the radix of "regfileout1" and "regfileout2" to signed decimal in order to read the Fibonacci sequence in decimals which is easier. Step 4 is to change the radix of the two extra outputs of "readreg10" and "readreg20" to unsigned decimal to display the address of the registers in use (the address of the registers does not use the sign) to trace the outputs of the required register \$50 by checking the values in the registers output when either of the "readreg10" or "readreg20" is equal to "16" which is the decimal number of "10000" which is the address of \$50 in MIPS.




For approximately the first $1100-1150\,\mathrm{ns}$, this was the time related to the first instructions of calculating actually the values and the other needed instructions, but from nearly the $1150\,\mathrm{ns}$ till the end, this was the time of the loop outputting the sequence of Fibonacci. Accordingly, the output of the sequence could be seen starting from nearly $1150\,\mathrm{ns}$.



At 1153.272 ns, the program started in executing the loop related to outputting the Fibonacci sequence. As it can be seen, when "readreg2o" is equal to "16" which is the address of register \$s0, "regfileout2" had '1' as its output which is the first number in the Fibonacci sequence.

				1,223.7	272 ns	
Name	Value		1,222 ns		1,224 ns	1,226 ns
🖟 start	0					
Ūa cik	0					
regfileout1[31:0]	8				8	
regfileout2[31:0]	1					
▶ ■ aluout[31:0]	000000000000000000000000000000000000000		00	000000	000000000000000000000000000000000000000	00001000
▶ 🔣 pcout[31:0]	00000000000000000000000001101000	000000000000	00000000000	00110	000	
datamemout[31:0]	000000000000000000000000000000000000000		00	000000	000000000000000000000000000000000000000	00000010
readreg1o[4:0]	10				10	
readreg2o[4:0]	16				16	
🖟 clk_period	10000 ps					


Proceeding forward with 70 more nanoseconds, at 1223.272 ns and as seen, when "readreg20" is equal to "16" which is the address of register \$s0, "regfileout2" had '1' as its output which is the second number in the Fibonacci sequence.



Proceeding forward with 70 more nanoseconds, at 1293.272 ns and as seen, when "readreg20" is equal to "16" which is the address of register \$s0, "regfileout2" had '2' as its output which is the third number in the Fibonacci sequence.

		1,363.27			772 ns		
Name	Value		1,362 ns		1,364 ns	1,366 ns	
lo start	0						
Ū₀ cik	0						
regfileout1[31:0]	16				16		
regfileout2[31:0]	3				3		
▶ 😽 aluout[31:0]	000000000000000000000000000000000000000		00	000000	000000000000000000000000000000000000000	00010000	
▶ 🔣 pcout[31:0]	00000000000000000000000001101000	000000000000	00000000000	00110	000		
datamemout[31:0]	000000000000000000000000000000000000000		00	000000	000000000000000000000000000000000000000	0000101	
readreg1o[4:0]	10				10		
readreg2o[4:0]	16				16		
🔓 clk_period	10000 ps						


Proceeding forward with 70 more nanoseconds, at 1363.272 ns and as seen, when "readreg20" is equal to "16" which is the address of register \$s0, "regfileout2" had '3' as its output which is the fourth number in the Fibonacci sequence.



Proceeding forward with 70 more nanoseconds, at 1433.272 ns and as seen, when "readreg20" is equal to "16" which is the address of register \$s0, "regfileout2" had '5' as its output which is the fifth number in the Fibonacci sequence.

		1,503.272 ns				
Name	Value		1,502 ns		1,504 ns	1,506 ns
🏗 start	0					
Ū₀ clk	0					
F agfileout1[31:0]	24				24	
Figure 10 Figure	8				8	
▶ 😽 aluout[31:0]	0000000000000000000000000011000		00	000000	000000000000000000000000000000000000000	00011000
pcout[31:0]	0000000000000000000000001101000	000000000000	00000000000	00110	000	
▶ 🥷 datamemout[31:0]	00000000000000000000000000001101		00	000000	000000000000000000000000000000000000000	00001101
readreg1o[4:0]	10				10	
▶ 🔣 readreg2o[4:0]	16				16	
🖟 clk_period	10000 ps					


Proceeding forward with 70 more nanoseconds, at 1503.272 ns and as seen, when "readreg20" is equal to "16" which is the address of register \$s0, "regfileout2" had '8' as its output which is the sixth number in the Fibonacci sequence.



Proceeding forward with 70 more nanoseconds, at 1573.272 ns and as seen, when "readreg20" is equal to "16" which is the address of register \$s0, "regfileout2" had "13" as its output which is the seventh number in the Fibonacci sequence.

		1,643.272 ns				
Name	Value		1,642 ns		1,644 ns	1,646 ns
le start	0					
Ū₀ cik	0					
F agfileout1[31:0]	32				32	
F agfileout2[31:0]	21				21	
▶ 😽 aluout[31:0]	000000000000000000000000000000000000000		00	000000	000000000000000000000000000000000000000	0100000
▶ 🥷 pcout[31:0]	0000000000000000000000001101000	000000000000	000000000000	00110	000	
▶ 📆 datamemout[31:0]	000000000000000000000000000000000000000		00	000000	000000000000000000000000000000000000000	0100010
▶ 📆 readreg1o[4:0]	10				10	
▶ 📆 readreg2o[4:0]	16				16	
🖟 clk_period	10000 ps					


Proceeding forward with 70 more nanoseconds, at 1643.272 ns and as seen, when "readreg20" is equal to "16" which is the address of register \$s0, "regfileout2" had "21" as its output which is the eighth number in the Fibonacci sequence.



Proceeding forward with 70 more nanoseconds, at 1713.272 ns and as seen, when "readreg20" is equal to "16" which is the address of register \$s0, "regfileout2" had "34" as its output which is the ninth number in the Fibonacci sequence.

		1,783.272 ns		
Name	Value	1,782 ns 1,784 ns 1,786	ins	
🖟 start	0			
Va clk	0			
Tegfileout1[31:0]	40	40		
regfileout2[31:0]	55	55		
▶ 😽 aluout[31:0]	000000000000000000000000000000000000000	00000000000000000000000000000000000000	.000	
▶ 🦷 pcout[31:0]	0000000000000000000000001101000	000000000000000000000000000000000000000		
datamemout[31:0]	00000000000000000000000001011001	000000000000000000000000000000000000000	.001	
▶ ■ readreg1o[4:0]	10	10		
▶ ■ readreg2o[4:0]	16	16		
ॏ clk_period	10000 ps			


Proceeding forward with 70 more nanoseconds, at 1783.272 ns and as seen, when "readreg20" is equal to "16" which is the address of register \$s0, "regfileout2" had "55" as its output which is the tenth number in the Fibonacci sequence.



Proceeding forward with 70 more nanoseconds, at 1853.272 ns and as seen, when "readreg20" is equal to "16" which is the address of register \$s0, "regfileout2" had "89" as its output which is the eleventh number in the Fibonacci sequence.

					1,902.446 ns					
Name	Value	l	1,900 ns	1,90	2 ns	1,904 ns		1,906 ns	1,908 ns	1,910 ns
🗓 start	0									
୍ୟା cik	0									
regfileout1[31:0]	144	0	*			1	44			
F egfileout2[31:0]	-1	0	*						-1	
▶ 🔜 aluout[31:0]	000000000000000000000000000000000000000	11	*		00000000	00000000	000000000	0000000		
▶ 📆 pcout[31:0]	00000000000000000000000001111100		000000000000000000000000000000000000000	0000	0000001111100		X		000000000000000000000000000000000000000	0000000010000000
datamemout[31:0]	22222222222222222222222222222							ZZZZZZZZZZZZZ	227277777777777777777777777777777777777	ZZZZZ
▶ ा readreg1o[4:0]	16	0	*						16	
readreg2o[4:0]	24	0	*						24	
↓ clk_period	10000 ps								10000 ps	

Then at 1902.446 ns and as seen, when "readreg1o" is equal to "16" which is the address of register \$s0, "regfileout1" had "144" as its output which is the twelfth number in the Fibonacci sequence.



Then at 1913.446 ns and as seen, when "readreg1o" is equal to "16" which is the address of register \$s0, "regfileout1" had '0' as its output which is the required number to appear after displaying the first twelve Fibonacci numbers.

				1,921.839 ns		
Name	Value		1,920 ns	1,922 ns	1,924 ns	1,926 ns 1
$\mathbb{T}_{\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$	0					
Ū₀ cik	0					
regfileout1[31:0]	-1	0			-1	
Figure 10 (31:0)	-1				-1	
aluout[31:0]	111111111111111111111111111111111111111	1111111		1111111	111111111111111111	11111110
▶ 🔣 pcout[31:0]	000000000000000000000000000000000000000	0	000000000000000000000000000000000000000	000000010000100	Х	C
datamemout[31:0]	2222222222222222222222222222					777777777777777777777777777777777777777
readreg1o[4:0]	16				16	
readreg2o[4:0]	24				24	
le clk_period	10000 ps					1000

Then at 1921.839 ns and as seen, when "readreg10" is equal to "16" which is the address of register \$s0, "regfileout1" had '-1' as its output which is the final number required to appear in the output.

Team Members'

Equivalent Contribution

- Ahmed Hossam Moussa Sakr (20P1009) Wrote the codes of: "ALUControlUnit", "CPUMux" and half the code of the "MainControlUnit" modules with overall contribution of 20% of the total effort.
- Mohamed Tarek Mohamed Abdalla Ahmed Khafagy (20P6211) –
 Wrote the codes of: "ShiftLeft2", "RegisterFile" and "TheDecoder" modules with overall contribution of 20% of the total effort.
- Ahmed Wael Samir Abdelmegied (20P7271) Wrote the codes of: "ALU", "SignExtend" and "JumpAddressConcat" with overall contribution of 20% of the total effort.
- Omar Ahmed Mohamed Gamaleldin Swelam (21P0405) Wrote the codes of: "MIPSCPU", "PC" and half the code of the "MainControlUnit" modules with overall contribution of 20% of the total effort.

- Tamer Ihab Mohamed Abdelwahab 20P5567 Wrote the codes of:
 "RegDef", "Mux32x1", "Mux5x1" and "Adder4" modules with overall contribution of 20% of the total effort.
- All the members participated in the editing of the "INSTRMEMORY", test benching the "ALU", "RegisterFile" and "MIPSCPU".