Mini Project

Verilog code:

Pre Adder module:

```
module ADDER (in1,in2,op,out);
parameter siz = 18 ;
input [siz-1:0] in1,in2 ;
input op ;
output reg [siz-1: 0] out ;
always @(*) begin
   if(op)
   out = in1-in2 ;
   else
   out = in1+in2 ;
end
```

Post adder module:

```
module post (in1,in2,cin,opcode,out,cout);
input [47:0] in1,in2;
input cin,opcode;
output reg [47:0] out;
output reg cout;
always @(*) begin
    if (opcode) begin
        out = in1 -(in2+cin);
    end
    else begin
        {cout,out} = in1 + in2 + cin;
    end
end
end
end
```

Mux register module:

```
module muxreg (in,clk,select,reset,clk en,q);
   parameter size = 18 ;
   parameter RSTYPE = 1 ;
   input select,reset,clk en ;
   input clk;
   input [size-1:0] in ;
   output [size-1:0] q;
   reg [size-1:0] wire1;
   generate
  if(RSTYPE)begin
    always @(posedge clk) begin
       if (reset)
          wire1=0;
        else
        if(clk en)
        wire1 = in ;
    end
   assign q = (select==1) ? wire1: in ;
   end
   else begin
      always @(posedge clk or posedge reset) begin
      if (reset)
          wire1=0;
        else
         if(clk en)
           wire1 = in ;
    end
    assign q = (select==1) ? wire1: in ;
  endgenerate
```

Testbench:


```
| module project_tb ();
| reg [17:0] A_tb,B_tb,D_tb,BCIN_tb ;
| reg [17:0] A_tb,B_tb,D_tb,BCIN_tb ;
| reg [17:0] C_tb,P_CL_tb ;
| reg [7:0] OFMODE_tb ;
| reg [8:3] A_tb,8:1B_tB,RSTC_tb,RSTCARRYIN_tb,RSTD_tb,RSTM_tb,RSTDPMODE_tb,RSTP_tb ;
| wire [47:0] P_tb ;
| wire [47:0] P_tb ;
| wire [47:0] RCOUT_tb ;
| wire [47:0] RCOUT_
```

```
A tb = 5;
B_tb = 10;
C_{tb} = 1;
BCIN tb = 0;
PCIN_tb = 0;
OPMODE tb = 8'b00011110;
repeat(10) @(negedge CLK)
RSTA_tb = 0;
RSTB_tb = 0;
RSTC_tb = 0;
RSTCARRYIN_tb = 0;
RSTD_tb = 0;
RSTM_tb = 0;
RSTOPMODE_tb = 0 ;
RSTP tb = 0;
CARRYIN tb = 0;
CEA_tb = 1;
CEB_tb = 1;
CEC_tb = 1 ;
CECARRYIN tb = 1;
CED tb = 1;
CEM_tb = 1;
CEOPMODE_tb = 1;
CEP_tb = 1;
A_{tb} = 5;
B tb = 10;
C tb = 1;
D_{tb} = 7;
BCIN_tb = 0;
PCIN_tb = 0;
OPMODE_tb = 8'b00011101;
repeat(10) @(negedge CLK)
RSTA tb = 0;
RSTB_tb = 0;
```


```
RSTB_tb = 0;
RSTC_{tb} = 0;
RSTCARRYIN_tb = 0;
RSTD_tb = 0;
RSTM_tb = 0;
RSTOPMODE\_tb = 0;
RSTP_tb = 0;
CARRYIN_tb = 0;
CEA_tb = 1;
CEB_tb = 1;
CEC_{tb} = 1;
CECARRYIN_tb = 1 ;
CED tb = 1;
CEM_tb = 1;
CEOPMODE\_tb = 1;
CEP_tb = 1;
A_{tb} = 11;
B_{tb} = 30;
C_{tb} = 87;
D_{tb} = 9;
BCIN_tb = 5;
PCIN_tb = 6;
OPMODE tb = 8'b00011101;
repeat(10) @(negedge CLK)
RSTA_tb = 0;
RSTB_tb = 0;
RSTC_tb = 0;
RSTCARRYIN_tb = 0;
RSTD_tb = 0;
RSTM_tb = 0;
RSTOPMODE\_tb = 0;
RSTP_tb = 0;
CARRYIN_tb = 1;
CEA_tb = 1;
CEB_tb = 1;
CEC_{tb} = 1;
CECARRYIN tb = 1;
CED_tb = 1;
CEM_tb = 1;
CEOPMODE_tb = 1;
CEP_tb = 1;
A_{tb} = 5;
B_{tb} = 10;
```


```
114
          C_{tb} = 1;
          D_{tb} = 7;
          BCIN_tb = 0;
          PCIN tb = 0;
117
          OPMODE_tb = 8'b00011111 ;
          repeat(10) @(negedge CLK)
         RSTA_tb = 0;
          RSTB_tb = 0;
          RSTC_tb = 0;
          RSTCARRYIN_tb = 0;
          RSTD_tb = 0;
          RSTM_tb = 0;
          RSTOPMODE_tb = 0 ;
126
          RSTP_tb = 0;
          CARRYIN_tb = 1;
129
          CEA_tb = 1;
          CEB_tb = 1;
          CEC_tb = 1;
          CECARRYIN_tb = 1 ;
          CED tb = 1;
          CEM tb = 1;
          CEOPMODE_tb = 1;
          CEP_tb = 1;
137
          A tb = 5;
          B_{tb} = 10;
          C_{tb} = 1;
          D tb = 7;
          BCIN_tb = 0;
          PCIN_tb = 0;
          OPMODE_tb = 8'b00010101;
          repeat(10) @(negedge CLK) ;
145
          $stop ;
      end
      endmodule
```


RTL:




<u>Schematic</u>








Utilization report:



Timing report:

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	4.600 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	269	Total Number of Endpoints:	269	Total Number of Endpoints:	20
All user specified timing constrain	nts are met.				

Waveform:



Q						
Name	Waveform	Period (ns)	Frequency (MHz)			
sys_clk_pin	{0.000 5.000}	10.000	100.000			