



STM32G4 - PWR

Power control
Revision 1.0



Hello, and welcome to this presentation of the STM32G4 power controller. The STM32G4's power management functions and all low power modes are also be covered in this presentation.



- Flexible power control

- Efficient running
- 7 low-power modes, several sub-modes
- High flexibility

Application benefits

- High performance
 - CoreMark score = 3.42/MHz
- Outstanding power efficiency

STM32G4 devices feature a flexible power control, which increases flexibility in power mode management and further reduces the overall application consumption.

This slide details the consumption in the various power modes for the STM32G474.

Run mode can support a system clock running at up to 170 MHz, with only 173 µA/MHz.

At 26 MHz, the consumption is even lower: 128 µA/MHz.

STM32G4 devices support 7 main low-power modes:

Low-power run, Sleep, Low-power sleep, Stop 0, Stop 1, Standby and Shutdown modes.

Each mode can be configured in many ways, providing several additional sub-modes.

In addition, STM32G4 devices support a battery backup domain, called VBAT.

The high flexibility in power management provides both high performance with a CoreMark score equal to

3.42/MHz, together with an outstanding power efficiency.

- 7 low-power modes with fast wakeup
 - Down to 130 nA with I/O wake-up
 - Down to 435 nA with 16 KB SRAM2 retained at 1.8V, 25 °C, RTC OFF
 - Wake-up from high number of peripherals
- 173 µA / MHz in Run mode at Maximum Frequency
- Battery backup mode with RTC and backup registers

Application benefits

- High flexibility to lower power consumption depending on active peripherals, required performance and needed wakeup sources
- Increase battery life
- BOM cost saving by removing external shifters



The STM32G4 has several key features related to power management:

Several low-power modes, down to 130 nA while it is still possible to wake up the MCU with an event on an I/O. For only 435 nA, 16 kilobytes of SRAM can be retained assuming a 1.8V VDD power supply.

A large number of peripherals can wake up from the various low-power modes.

Dynamic consumption is down to 128 µA/MHz, executing from Flash memory.

A battery backup domain, called VBAT, includes the RTC and the backup registers.

Several power supplies are independent, enabling the reduction of the MCU power consumption while some peripherals are supplied at higher voltages.

Thanks to the large number of power modes, STM32G4 devices offer high flexibility to minimize the power

consumption and adjust it depending on active peripherals, required performance and needed wake-up sources.

1



4

A backup battery can be connected to VBAT pin to supply the backup domain.

• Optimized power and performance thanks to independent power supplies

- V_{DD} from 1.71 to 3.6 V (down to 1.6 V at power-down)
 - V_{DD} must be set if any other independent supply is provided
- V_{DDA} from 1.62 to 3.6 V
 - 1.62 V minimum when ADCs or COMPs are used
 - 1.71 V minimum when DACs are used
 - 2.0 V when OPAMPs are used
 - 2.4 V minimum when VREFBUF is used
- $V_{REF+} = V_{DDA}$ when $V_{DDA} < 2\text{ V}$ and from 2V to V_{DDA} when $V_{DDA} > 2\text{ V}$
- V_{BAT} from 1.55 to 3.6V for power domain including the RTC block and TAMP block, which contain the 128-byte backup registers



The main power supply V_{DD} ensures full feature operation in all power modes from 1.71 up to 3.6 V, enabling it to be supplied by an external 1.8 V regulator. Device functionality is guaranteed down to 1.6 V, the minimum voltage after which a power-down reset is generated. Other independent supplies are provided to enable peripherals to operate at a different voltage. V_{DDA} is the external analog power supply for Analog to Digital converters, Digital to Analog converters, voltage reference buffer, operational amplifiers and comparators. When the analog-to-digital converters or comparators are used, the V_{DDA} voltage must be greater than 1.62 V. When the digital-to-analog converters are used, V_{DDA} must be greater than 1.71 V. When the operational amplifiers are used, V_{DDA} must be greater than 2.0 V. When the voltage reference buffer is used, V_{DDA} must

be greater than 2.4 V.

A backup domain is supplied by VBAT, which must be greater than 1.55 V. The backup domain contains the RTC, the 32.768-kHz LSE external oscillator and the Tamper block containing the 128-byte backup registers.

• Independent voltage reference supplies for analog performance

- VREF+: reference voltage for ADC and DAC
 - It can be provided either by an external reference voltage or by the internal voltage reference buffer (VREFBUF)
 - VREF+ pin, and thus the internal voltage reference, is not available on the 32-pin package
 - On those packages, this pin is double-bonded with VDDA
 - The internal voltage reference buffer is thus not available and must be kept disabled
 - Two VREF+ pins in the LQFP128 package



The ADC and DAC voltage references can be provided either by an external supply voltage or by the internal reference buffer.

This improves the performance of the converters by providing an isolated and independent reference voltage. The VREF+ pin and thus the internal voltage reference, is not available on 32-pin packages.

In those packages, the VREF+ pin is double-bonded with VDDA and the internal voltage buffer must be kept disabled.

The voltage reference can be provided through the VDDA pin in those packages.

LQFP128 package has two VREF+ pins.

• Safe and ultra-low-power reset management

- POR & PDR are always enabled in all modes except Shutdown mode
- Brown-out reset is always enabled in all modes except Shutdown mode
 - Ensure reset as soon as MCU power supply drops below selected threshold, regardless of the VDD slope
 - 5 thresholds selected by option byte **BOR_LEV[2:0]** from VBOR0 = 1.7 V to VBOR4 = 2.8 V
- Power voltage detector active in all modes except Standby and Shutdown
 - 7 thresholds + external pin
- Peripheral Voltage Monitor PVM
 - 2 PVM thresholds to monitor VDDA



The power supply supervisor guarantees a safe and ultra-low power reset management.

STM32G4 devices embed a Power-On Reset (or POR) and a Power-Down Reset (PDR) which are always enabled in all power modes except Shutdown mode.

The Brown-Out reset (or BOR) ensures reset generation as soon as the MCU power supply drops below the selected threshold, regardless of the VDD slope. Four thresholds from 1.7 to 2.8 V can be selected by option byte programmed in Flash memory.

A Power Voltage Detector (or PVD) can generate an interrupt when VDD crosses the selected threshold. The PVD can be enabled in all modes except Standby and Shutdown modes. The threshold is selected by software among seven possible values.


In addition, comparisons can be done between VREFINT and the PVD_IN external pin.

The VDDA power supply can be independent from VDD and can be monitored with two Peripheral Voltage Monitoring (or PVM).

Brown Out and Power On/Down Reset

8

- The Brown-out reset is asserted when VDD is below a programmable threshold
- POR/PDR are always On, except in shutdown mode



The Power reset (BOR and POR) resets all registers except those in the Backup domain powered by VBAT which contains the RTC and TAMP blocks and the external low-speed oscillator LSE.

When exiting Standby mode, all registers powered by the Main regulator are reset.

When exiting Shutdown mode, a Power reset is generated.



Five BOR levels can be selected through option bytes.

During power-on, the BOR keeps the device under reset until the supply voltage VDD reaches the specified VBORx threshold. When VDD drops below the selected threshold, a device reset is generated.

When VDD is above the VBORx upper limit, the device reset is released and the system can start.

Two Voltage Regulators

- One Main regulator with two voltage ranges for Dynamic Voltage Scaling; used in Run, Sleep and Stop 0 modes
- One Low-power regulator for Low-power run, Low-power sleep and Stop 1 modes as well as for RAM retention in Standby mode




Two embedded linear voltage regulators supply all the digital circuitries except for the Standby circuitry and the Backup domain. The regulator output voltage (V_{CORE}) can be programmed by software to two different values depending on the performance and the power consumption requirements. This is called Dynamic Voltage Scaling.

The figure on the left indicates the V_{core} voltage level required according to the frequency.

Depending on the application mode, V_{CORE} is provided either by the Main voltage regulator for Run, Sleep and Stop 0 modes, or by the Low-power regulator for Low-power run, Low-power sleep, Stop 1 modes.

The regulators are OFF in Standby and Shutdown mode. When SRAM2 content is preserved in Standby mode, the Low-power regulator remains ON and provides the SRAM2 supply.




In Run mode, the CPU is clocked and program can be executed from FLASH or SRAM Memory.

In Range 1, the system clock is up to 170 MHz, in Range 2 it is up to 26 MHz.

By default, the SRAM clocks are enabled. They can be individually gated off during Sleep mode by software.

All peripherals can be activated in Range 1.




In Run mode, the voltage scaling Range 2 is the medium performance range, enabling a system clock up to 26 MHz.

When executing from SRAM, the Flash consumption can be saved by configuring the Flash in Power-down mode and by gating its clock off.

All peripherals can be activated except the USB device and Random Number Generator.

All clocks can be enabled.

Low Power Run mode 12



In Low Power Run mode, the CPU is clocked and program can be executed from FLASH or SRAM, additionally the FLASH can be completely unpowered to save power.

The system clock is limited to 2 MHz.

The Main Regulator is switched off and supply to digital blocks is provided by the Low Power Regulator.

In Low Power mode, all peripherals except the USB device and Random Number Generator can be active.

Run and Low-power run modes

13

Flexibility between required performance and consumption

Voltage range		SYSCLK	HSI16	HSE	PLL
Range 1	Boost	170 MHz max	16 MHz	48 MHz	170 MHz
	Normal	150 MHz			150 MHz
Range 2		26 MHz max	16 MHz	26 MHz	26 MHz
Low-power run		2 MHz max	Allowed with divider	Allowed with divider	Not allowed



The Run mode, thanks to voltage scaling, and the Low-power run mode, offer flexibility between required performance and consumption.

In Run mode range 1 when boost mode is active, the system clock is limited to 170 MHz and the internal and external oscillators and the PLL can be used.

In Run mode range 1 when boost mode is disabled, the system clock is limited to 150 MHz and the internal and external oscillators and the PLL can be used.

In Run mode range 2, the system clock is limited to 26 MHz and the internal and external oscillators as well as the PLL can be used, but must be limited to 26 MHz.

In Low-power run mode, the system clock must be limited to 2 MHz.

Run and Low-power run modes

14

- Each peripheral clock can be configured to be ON or OFF
 - After reset, all peripheral clocks are OFF, except Flash interface clock
 - SRAM clocks are always ON in Run mode
- When running from SRAM (in Run or Low-power run):
 - Flash memory can be put in Power-down mode (only in Low-Power run)
 - Flash interface clock can be switched off
 - Interrupt vectors must then be re-mapped to SRAM



Each peripheral clock can be configured to be ON or OFF in Run and Low-power run modes.

By default all peripherals clocks are OFF, except the Flash interface clock.

The SRAM clock is always ON in Run mode.

When running from SRAM (in Run or Low-power run modes), the Flash memory can be put in Power-down mode thanks to software, and the Flash clock can be switched off.

The Flash memory must not be accessed when it is switched off, consequently interrupt vectors must be mapped in SRAM, using the Cortex-M4 Vector Table Offset Register.

- Current consumption in Run mode depends on several parameters:
 - Executed binary code (program itself + compiler impact)
 - Program location in memory (depending on address of executed code)
 - Device configuration (depending on application)
 - I/O pin loading and switching rate
 - Temperature
 - Execution from Flash memory or SRAM
 - When execution from Flash memory: Accelerator configuration (Cache, Prefetch)
 - Energy efficiency better with Prefetch + Cache ON
 - When execution from SRAM:
 - Energy efficiency better versus Flash



The current consumption in Run or Low-power run modes depends on several parameters: first the executed binary code, that means the program itself plus the compiler impact. Then it depends on the program location in the memory, the device software configuration, the I/O pin loading and switching rate and the temperature.

The consumption also depends on whether the code is executed from Flash memory or from SRAM. Energy efficiency is better when the Flash prefetch and the instruction cache are enabled . Executing from flash consumes more than executing from SRAM because the flash memory belongs to the VDD power domain while the SRAM belongs to the Vcore power domain.

Sleep and Low-power sleep modes

16

All peripherals available and fastest wakeup time

- Core is stopped, each peripheral clock can be gated ON or OFF
- Entered by executing **WFI** (Wait For Interrupt) or **WFE** (Wait For Event)
- Two mechanisms to enter this mode:
 - **Sleep Now:** MCU enters Sleep mode as soon as WFI/WFE instruction are executed
 - **Sleep on Exit:** MCU enters Sleep mode as soon as it exits the lowest priority Interrupt Service Routine
 - The stack is not popped before entering Sleep mode, it will not be pushed when the next interrupt occurs, saving running time
- Controlled by Cortex®-M4 **SLEEPONEXIT** bit in **System Control Register**



16

Sleep and Low-power sleep modes enable all peripherals to be used and features the fastest wakeup time.


In these modes, the CPU is stopped and each peripheral clock can be configured by software to be gated ON or OFF during the Sleep and Low-power sleep modes.

These modes are entered by executing the assembler instruction Wait for Interrupt (or WFI) or Wait for Event (or WFE). When executed in Low-power run mode, the device enters Low-power sleep mode.

Depending on the SLEEPONEXIT bit configuration in the Cortex®-M4 System Control Register, the MCU enters Sleep mode as soon as the instruction is executed, or as soon as it exits the lowest priority Interrupt Sub Routine.

This last configuration saves time and consumption by avoiding the need to pop and push the stack when exiting the low power mode. However all computations

must be done in Cortex®-M4 handler mode, because the thread mode is no longer used .



In Sleep mode, the CPU clocks are OFF.

In Range 1, the system clock is up to 170 MHz, in Range 2 it is up to 26 MHz.

By default, the SRAM clocks are enabled.

They can be individually gated off during Sleep mode by software.

All peripherals can be activated in Range 1.

Sleep mode: Range 2

18

Available peripherals

GPIO
DMA
FSMC
QuadSPI
BOR
PVD, PVM
UCPD
USB device
USART
LP UART
I2C
SPI
CAN
SAI
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
IWDG
WWDG
Systick Timer
RNG
AES
CRC

Zzz

Cortex®-M4

Flash
memory

SRAM1

SRAM2

CCM SRAM

Available clocks

HSI16

HSI48

HSE

LSI

LSE

Ex: Flash memory ON but cannot be programmed or erased

Main regulator (MR)

Range 1 (up to 170 MHz)

Range 2 (up to 26 MHz)

Low Power regulator (LPR) up to 2 MHz

Active cell


Clocked-off
cell

Cell in power-
down

Available
Periph and clock



In Sleep mode Range 2, all peripherals can be activated except the USB device and Random Number Generator.



Lowest power modes with full retention, 5 μ s wakeup time to 16 MHz

- SRAM1, SRAM2, CCM SRAM and all peripheral registers retention
 - All high-speed clocks are stopped
 - Flash can be switched OFF
- LSE (32.768 kHz external oscillator) and LSI (32 kHz internal oscillator) can be enabled
- Several peripherals can be active and wake up from Stop modes
- System clock at wakeup is HSI16
- Stop 1 is equivalent to Stop 0 with Main Regulator off, resulting in a smaller current consumption but longer wake up time

STM32G4 devices features two Stop modes: Stop 0, and 1, which are the lowest power modes with full retention and only a few μ s wakeup time to Run mode at 16 MHz. The contents of SRAM and all peripherals registers are preserved in Stop modes.


All high speed clocks are stopped.

The 32.768 kHz external oscillator and 32 kHz internal oscillator can be enabled.

Several peripherals can be active and wake up from Stop mode.

System clock on wake-up is the internal high-speed oscillator at 16 MHz.

Stop 1 is similar to Stop 0 with the Main regulator switched OFF.



The voltage regulator is configured in main regulator mode

All clocks in the VCORE domain are stopped; the PLL and the HSE oscillators are disabled.

The RTC, clocked by the internal or external low-speed oscillator, can remain active.

The brown-out reset is always enabled. Most of the peripheral clocks are gated off.

Several peripherals can be functional in Stop 0 mode:

Power voltage detector, Peripheral Voltage Monitor, digital to analog converters, operational amplifiers, comparators, independent watchdog, low power timer, I2C, UART and low-power UART, and UCPD.


The events from all I/Os can wake up from Stop 0 mode, as well as the interrupt generated by the active peripherals. The I2C, UART, or LPUART can switch the HSI16 ON during the Stop mode in order to recognize

their wakeup condition and switch off the HSI16 after receiving the frame if it is not a wakeup frame. In this case, the HSI16 clock is propagated only to the peripheral requesting it.

Available peripherals

GPIO
DMA
FSMC
QuadSPI
BOR
PVD, PVM
UCPD
USB device
USART
LP UART
I2C
SPI
CAN
SAI
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
IWDG
WWDG
Systick Timer
RNG
AES
CRC

I/Os kept, and configurable



Wake-up event

NRST
BOR
PVD
PVM
RTC + Tamper
USB device
USART
LP UART
I2C
COMP
LPTIM 1
IWDG
GPIOs

Available clocks

HSI16
HSI48
HSE
LSI
LSE

Active cell

Clocked-off cell

Cell in power-down

Available Periph and dock



Stop 1 mode is very similar to Stop 0 except that the power figures are much lower as the main regulator is stopped and replaced by the low Power Regulator. Flash memory as well as HSI16 are configurable: they can be stopped or kept enabled.

Stop modes comparison

23

	STOP0	STOP1
Consumption (STM32G474)	25 °C, 1.8 V	
	155 µA	46 µA when RTC is disabled
Wakeup time to 16 MHz	6 µs in Flash memory initially powered down 3 µs in RAM	9.8 µs in Flash memory initially powered down 6.9 µs in RAM
Wakeup clock	HSI16 at 16 MHz	
Regulator	Main regulator	Low power regulator
Peripherals	RTC, I/Os, BOR, PVD, PVM, UCPD, DACs, OPAMPs, COMPs, IWDG 1 LP TIMER 1 LP UART (Start, address match or byte reception) 5 U(S)ART (Start, address match or byte reception) 4 I2C (address match)	



When comparing Stop modes:

Stop 0 mode consumption is higher than Stop 1 mode consumption, but the wakeup time is shorter.

Stop 0 mode keeps the Main regulator enabled, enabling a very short wake-up time of 3 µs when restarting from the RAM to the expense of a higher consumption than Stop 1.

The I2C address recognition is functional in both Stop modes, and can generate a wakeup event in case of an address match.

The UART and LPUART byte reception is functional in both Stop modes and can generate a wakeup event in case of Start detection or Byte reception or Address match event.

When clocked by the internal or external low-speed oscillator, the low-power timer can wake up the MCU with all its events.

Lowest power mode with SRAM2 retention, switch to VBAT and I/O control

- By default: neither SRAM nor registers retention (voltage regulators in power down)
 - 128-byte backup registers always retained
- **Possibility to retain the entire SRAM2 (16 KBytes)**
- **BOR** always ON: safe reset regardless of VDD slope
- Configurable **pull-up** or **pull-down** for each I/O
 - PWR_PUCRx / PWR_PDCRx registers (x = A,B,...F), applied when **APC** is set in PWR_CR3 register
 - **Control the external component inputs state**
- **5 wakeup pins**: the polarity of each wakeup pins is configurable



Wakeup clock is **HSI16 at 16 MHz**

The Standby mode is the lowest power mode in which the 16 KB of SRAM2 can be retained, the automatic switch from VDD to VBAT is supported and the I/Os level can be configured by independent pull-up and pull-down circuitry.

By default, the voltage regulators are in Power down mode and the SRAM contents and peripherals registers are lost. The 128-byte backup registers are always retained.

The brown-out reset is always ON to ensure a safe reset regardless of the VDD slope.

Each I/O can be configured with or without a pull-up or pull-down, which is applied and released thanks to the APC control bit. This controls the input state of external components even during Standby mode.

5 wakeup pins are available to wake up the device from Standby mode. The polarity of each of the 5 wakeup pins

is configurable.

The wakeup clock is HSI with a frequency of 16 MHz.


Standby mode with SRAM2

25

Available peripherals

GPIO
DMA
FSMC
QuadSPI
BOR
PVD, PVM
UCPD
USB device
USART
LP UART
I2C
SPI
CAN
SAI
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
IWDG
WWDG
Systick Timer
RNG
AES
CRC

I/Os can be configured
w/ or w/o pull-up
w/ or w/o pull-down



Available clocks

HSI16
HSI48
HSE
LSI
LSE

Active cell

Clocked-off
cell

Cell in power-
down

Available
Periph and dock

Wake-up event

NRST
BOR
PVD
PVM
RTC + Tamper
USB device
USART
LP UART
I2C
COMP
LPTIM 1
IWDG
GPIOs (5 WKUP pins)



In Standby mode with SRAM2, the main regulator is powered down and the low power regulator supplies the SRAM to preserve its content.

The RTC, clocked by the internal or external low-speed oscillator, may remain active .

The brown-out reset is always enabled. The independent watchdog can also be enabled in Standby mode.

Reset, brown-out reset, RTC and tamper detection, independent watchdog and any event on the 5 wakeup pins can exit the microcontroller from Standby mode.


Standby mode without SRAM

26

Available peripherals

GPIO
DMA
FSMC
QuadSPI
BOR
PVD, PVM
UCPD
USB device
USART
LP UART
I2C
SPI
CAN
SAI
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
IWDG
WWDG
Systick Timer
RNG
AES
CRC

I/Os can be configured
w/ or w/o pull-up
w/ or w/o pull-down



Available clocks

HSI16
HSI48
HSE
LSI
LSE

Active cell

Clocked-off cell

Cell in power-down

Available Periph and clock

Wake-up event

NRST
BOR
PVD
PVM
RTC + Tamper
USB device
USART
LP UART
I2C
COMP
LPTIM 1
IWDG
GPIOs (5 WKUP pins)



In Standby mode without SRAM retention, both main and low power regulators are powered down. Wake-up events and available peripherals as well wake-up sources are the same as in Standby mode with SRAM.

- Similar to Standby but:
 - **No power monitoring:** no BOR & PDR, no switch to VBAT
 - The product state is not guaranteed if the power supply is lowered below 1.6V
 - **No LSI**, no IWDG (no clock security check on LSE)
 - POR reset is generated when exiting Shutdown mode
 - All registers except those in Backup domain are reset
 - Reset generated on the pad
- 128-byte backup registers are preserved
- Wakeup sources: **5 wakeup pins, RTC**
- Wakeup clock is HSI 16 MHz



The shutdown mode is the lowest power mode of the STM32G4, with only 15 nA at 1.8 V.

This mode is similar to Standby mode but without any power monitoring: the power down reset is disabled and the switch to VBAT is not supported in Shutdown mode. Hence the product state is not guaranteed in case the power supply is lowered below 1.6V.

The LSI is not available, and consequently the independent watchdog is also not available.

A power reset is generated when the device exits Shutdown mode: all registers are reset except those in the backup domain, and a reset signal is generated on the pad.

The 128-byte backup registers are retained in Shutdown mode.


The wakeup sources are the 5 wakeup pins and the RTC events including tamperers.

When exiting Shutdown mode, the wakeup clock is HSI at 16 MHz.

Available peripherals

GPIO
DMA
FSMC
QuadSPI
BOR
PVD, PVM
UCPD
USB device
USART
LP UART
I2C
SPI
CAN
SAI
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
IWDG
WWDG
Systick Timer
RNG
AES
CRC

I/Os can be configured
w/ or w/o pull-up
w/ or w/o pull-down
But floating when exit from Shutdown



Wake-up event

NRST
BOR
PVD
PVM
RTC + Tamper
USB device
USART
LP UART
I2C
COMP
LPTIM 1
IWDG
GPIOs (5 WKUP pins)



In Shutdown mode, the main regulator and the low-power regulator are powered down.

The RTC, clocked by the external low-speed oscillator, can remain active.

The brown-out reset is deactivated. Only the external low-speed clock can be enabled.

The wakeup events are the RTC and tamper events, the reset and the 5 wakeup pins.

Low-power modes summary 29

Mode	Regulator	CPU	Flash	SRAM	Clocks	Peripherals
Run	MR Range 1	Yes	ON ⁽¹⁾	ON	Any	All
	MR Range 2					All except USB, RNG
LPRun	LPR	Yes	ON ⁽¹⁾	ON	Any except PLL	All except USB, RNG
Sleep	MR Range 1	No	ON ⁽¹⁾	ON ⁽²⁾	Any	All
	MR Range 2					Any interrupt or event
LPSleep	LPR	No	ON ⁽¹⁾	ON ⁽²⁾	Any except PLL	All Any interrupt or event
Stop 0	MR	No	OFF	ON	LSE/LSI	Reset pin, all I/Os BOR, PVD, PVM, RTC, IWDG, COMPx, DACx, OPAMPx, USARTx, LPUART, I2Cx, LPTIM1, USB, UCPD
Stop 1	LPR					
Standby	LPR	DOWN	OFF	SRAM2 ON	LSE/LSI	Reset pin, 5 WKUPx pins BOR, RTC, IWDG
	OFF			DOWN		
Shutdown	OFF	DOWN	OFF	DOWN	LSE	Reset pin, 5 WKUPx pins RTC

1. Can be put in power-down and clock can be gated off
2. SRAM1, SRAM2 and CCM SRAM can be gated off independently



Here you can see the summary of all the STM32G4 power modes.

30



If the device enters Standby or Shutdown, it will exit in Run mode.

- Backup domain contains:
 - RTC clocked by 32.768 kHz LSE oscillator, including **3 tamper pins**
 - **128 bytes backup registers**
 - Reset through the RCC_BDCR
- Automatic internal switch between V_{BAT} and V_{DD} when V_{DD} is powered down and powered on
- Internal connection to ADC for voltage monitoring ($V_{BAT}/3$)
- VBAT battery charging



The backup domain keeps the RTC fully functional and preserve the backup registers in case the VDD supply is down, thanks to a backup battery connected to the VBAT pin.

The backup domain contains the RTC clocked by the low-speed external oscillator at 32.768 kHz.

Three tamper pins are functional in VBAT mode, and will erase the 128-byte backup registers also included in the VBAT domain, in case of intrusion detection.

The backup domain also contains the RTC clock control logic.

In case VDD drops below a certain threshold, the backup domain power supply automatically switches to VBAT.

When VDD is back to normal, the backup domain power supply automatically switches back to VDD.

The VBAT voltage is internally connected to an ADC input channel in order to monitor the backup battery


level.

When VDD is present, the battery connected to VBAT can be charged from the VDD supply.

VBAT backup domain

32

- VBAT battery charging: enables the charging of a super-cap on VBAT through an internal resistor when V_{DD} is present.



The battery charging feature enables the charging of a super-cap connected to VBAT pin through internal resistor when VDD supply is present.

The charging is enabled by software and is done either through a 5kΩ or 1.5kΩ resistor depending on software. Battery charging is automatically disabled in VBAT mode. VBE bit field of the PWR_CR4 register enables battery charging.

VBRS bit field of the PWR_CR4 register selects the resistance value.


During the startup phase, if VDD is established in less than $t_{RSTTEMPO}$ and VDD greater than $VBAT + 0.6 V$, a current may be injected into VBAT through an internal diode connected between VDD and the power switch (VBAT).

If the power supply/battery connected to the VBAT pin cannot support this current injection, it is strongly

recommended to connect an external low-drop diode between this power supply and the VBAT pin

Available peripherals

GPIO
DMA
FSMC
QuadSPI
BOR
PVD, PVM
UCPD
USB device
USART
LP UART
I2C
SPI
CAN
SAI
ADC
DAC
OPAMP
COMP
Temp Sensor
Timers
LPTIM 1
IWDG
WWDG
Systick Timer
RNG
AES
CRC



Available clocks

HSI16
HSI48
HSE
LSI
LSE

Active cell	Clocked-off cell	Cell in power-down	Available Periph and dock
--------------------	------------------	--------------------	----------------------------------



In VBAT mode, the main regulator and the low-power regulator are powered down.

The RTC and Tamper, clocked by the external low-speed oscillator, can remain active.

Only the external low-speed clock can be enabled.

The only powered block is the backup domain that includes RTC and Tamper, and the return to normal execution happens once VDD supply is provided.

The VBAT consumption with RTC is around 150 nA typical at 1.8 V.

- 3 option bits can be configured in Flash option bytes to prohibit a given low-power mode:
 - nRST_SHDWN: When cleared, a Reset is generated when entering Shutdown mode
 - nRST_STDBY: When cleared, a Reset is generated when entering Standby mode
 - nRST_STOP: When cleared, a Reset is generated when entering Stop modes



Three bits are available in the Flash option bytes to prohibit a given low-power mode.
When cleared, a reset is generated instead of entering the related low-power modes.

- Three bits in DBGMCU_CR register enables debugging in Sleep, Stop, Standby and Shutdown modes:
 - DBG_STANDBY: When set, the digital part is not unpowered in Standby and Shutdown modes, and HCLK and FCLK remain ON, provided by internal RC
 - In addition, the MCU is under system reset during Standby/Shutdown
 - DBG_STOP: When set, HCLK and FCLK remain ON in Stop modes, provided by internal RC
 - DBG_SLEEP: When set, HCLK and FCLK remain ON in Sleep and Low-power sleep modes.
- When those bits are set, the connection with debugger is kept during the low-power mode
 - After wakeup, debug is still possible



The microcontroller integrates special means allowing the user to debug software in low-power modes. Three bits are available in the Debug Control Register, in order to allow debugging in Sleep, Stop, Standby and Shutdown modes. When the related bit is set, the regulator is kept ON in Standby and Shutdown modes, and the HCLK and FCLK clocks remain ON to keep the debugger active. This maintains the connection with the debugger during the low-power modes, and continues debugging after wakeup. Remember to clear these bits when the MCU is not under debug, because the consumption is higher in all low-power modes when these bits are set, due to the fact they force the clocks and the regulators to remain enabled.

Related peripherals

36

- Refer to the following list of training presentations for more details of their dependencies with the power modes:
 - Reset and clock control (RCC)
 - Real-time clock (RTC)
 - STM32CubeMX, the Power consumption calculator



In addition to this training, you can refer to the following presentations:

- Reset and Clock Control
- Real-Time Clock
- STM32CubeMX, focusing on the description of the power consumption calculator.