

DSP48A1 Spartan6 - FPGA

DSP48A1 Spartan6 - FPGA



Prepared by:
Ahmed Elmallah

Table of Contents

Introduction	03
DSP Architecture	04
RTL Code	05
Testbench Code	08
Do File	10
Questa	11
QuestaLint	12
Constraints File	12
Vivado	12
Implementation;	16



Introduction

This project focuses on the design, implementation, and verification of the DSP48A1 slice – a critical arithmetic building block within Xilinx Spartan-6 FPGAs. The DSP48A1 slice is widely used in digital signal processing (DSP), image processing, and high-performance computing applications due to its ability to efficiently perform multiply-accumulate, addition, subtraction, and logical operations.


In this work, a complete hardware model of the DSP48A1 slice was developed using VHDL/Verilog, including all supporting components and a comprehensive verification flow. The design effort covers every stage from RTL development to FPGA implementation:

- A configurable model module for instantiating DSP48A1 functionality.
- A full RTL implementation of the DSP48A1 slice in VHDL/Verilog.
- A robust testbench to validate functionality across multiple scenarios.
- Static analysis using QuestaLint and automated simulation on QuestaSim.
- FPGA synthesis and timing analysis on Xilinx Vivado, including constraints and utilization reports.


This end-to-end flow demonstrates how a complex FPGA building block can be designed, validated, and optimized for hardware, offering insight into both the architectural features of the DSP48A1 slice and best practices in FPGA development.



DSP Architecture



DSP Diagram



RTL

1.PIPELINE module

```
● ● ●

1  module MUX (in,out,en,clk,rst);
2      // Parameters
3      parameter RSTTYPE = "SYNC";
4      parameter sel      = 1;
5      parameter size     = 18;
6
7      // Ports
8      input [size-1:0] in;
9      input  rst, clk, en;
10     output [size-1:0] out;
11
12    // Internal register
13    reg [size-1:0] in_reg;
14
15    // Registering logic
16    generate
17        if (RSTTYPE == "SYNC") begin
18            // Synchronous reset
19            always @(posedge clk) begin
20                if (rst)
21                    in_reg <= 0;
22                else if (en)
23                    in_reg <= in;
24            end
25        end else begin
26            // Asynchronous reset
27            always @(posedge clk or posedge rst) begin
28                if (rst)
29                    in_reg <= 0;
30                else if (en)
31                    in_reg <= in;
32            end
33        end
34    endgenerate
35
36    // Output selection (MUX)
37    assign out =(sel)? in_reg:in;
38 endmodule // MUX
39
```



2.DSP48A1 Code

```
1 module DSP (
2     A, B, C, BCIN,
3     CARRYOUT, CARRYOUTF, CARRYIN,
4     D, M, P,
5     clk, OPMODE,
6     CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP,
7     RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
8     BCOUT, PCIN, PCOUT
9 );
10
11 // Parameters
12 parameter A0REG = 0;
13 parameter A1REG = 1;
14 parameter B0REG = 0;
15 parameter B1REG = 1;
16 parameter CREG = 1, DREG = 1, MREG = 1, PREG = 1, CARRTINREG = 1, CARRYOUTREG = 1, OPMODEREG = 1;
17 parameter CARRYINSEL = "OPMODE5";
18 parameter B_INPUT = "DIRECT";
19 parameter RSTTYPE = "SYNC";
20
21 // Ports
22 input [17:0] A, B, BCIN;
23 input [47:0] C;
24 output CARRYOUT, CARRYOUTF;
25 input CARRYIN;
26 input [17:0] D;
27 output [35:0] M;
28 output [47:0] P;
29 input clk;
30 input [7:0] OPMODE;
31 input CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE;
32 input CEP, RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
33 output [17:0] BCOUT;
34 input [47:0] PCIN;
35 output [47:0] PCOUT;
36
37 // internal signals
38 wire [7:0] OPMODE_REG;
39 wire [17:0] B_cascade;
40 wire [17:0] a0_reg, b0_reg;
41 wire [47:0] c_reg;
42 wire [17:0] d_reg;
43 wire [17:0] a1_reg, b1_reg;
44 wire [17:0] pre_adder_sub;
45 wire [17:0] mux1;
46 wire [35:0] mul_out;
47 wire [35:0] mul_reg;
48 wire carry_cascade;
49 wire carryin_reg;
50 reg [47:0] x_reg, z_reg;
51 wire [47:0] post_add_sub;
52
```

```
1 // Registers instantiation
2
3
4 MUX #(RSTTYPE, .sel(OPMODEREG), .size(8)) opmode_reg (.in(OPMODE), .out(OPMODE_REG), .en(CEOPMODE), .clk(clk), .rst(RSTOPMODE));
5 assign B_cascade = (B_INPUT == "DIRECT") ? B : (B_INPUT == "DIRECT") ? BCIN : 17'b0;
6
7 MUX #(RSTTYPE, .sel(A0REG), .size(18)) A0_REG (.in(A), .out(a0_reg), .en(CEA), .clk(clk), .rst(RSTA));
8 MUX #(RSTTYPE, .sel(B0REG), .size(18)) B0_REG (.in(B_cascade), .out(b0_reg), .en(CEB), .clk(clk), .rst(RSTB));
9 MUX #(RSTTYPE, .sel(CREG), .size(48)) C_REG (.in(C), .out(c_reg), .en(CEC), .clk(clk), .rst(RSTC));
10 MUX #(RSTTYPE, .sel(DREG), .size(18)) D_REG (.in(D), .out(d_reg), .en(CED), .clk(clk), .rst(RSTD));
11
12 MUX #(RSTTYPE, .sel(A1REG), .size(18)) A1_REG (.in(a0_reg), .out(a1_reg), .en(CEA), .clk(clk), .rst(RSTA));
13
14 // Pre-adder logic
15 assign pre_adder_sub = (OPMODE_REG[6] == 1'b0) ? b0_reg + d_reg : b0_reg - d_reg;
16 assign mux1 = (OPMODE_REG[4] == 1'b0) ? b0_reg : pre_adder_sub;
17
18 // B1 register
19 MUX #(RSTTYPE, .sel(B1REG), .size(18)) B1_REG (.in(mux1), .out(b1_reg), .en(CEB), .clk(clk), .rst(RSTB));
20 assign BCOUT = b1_reg;
21
22 // Multiplier logic
23 assign mul_out = a1_reg * b1_reg;
24 MUX #(RSTTYPE, .sel(MREG), .size(36)) Mul_reg (.in(mul_out), .out(mul_reg), .en(CEM), .clk(clk), .rst(RSTM));
25 assign M = mul_reg;
26
27 // Carryin logic
28 assign carry_cascade = (CARRYINSEL == "OPMODE5") ? OPMODE[5] : (CARRYINSEL == "OPMODE5") ? CARRYIN : 1'b0;
29 MUX #(RSTTYPE, .sel(CARRTINREG), .size(1)) CARRYIN_REG (.in(carry_cascade), .out(carryin_reg), .en(CECARRYIN), .clk(clk), .rst(RSTCARRYIN));
30
31 // X mux
32 always @(*) begin
33     case (OPMODE_REG[1:0])
34         2'b00: x_reg = 48'b0;
35         2'b01: x_reg = {12'b0, mul_reg};
36         2'b10: x_reg = P;
37         2'b11: x_reg = {d_reg[11:0], a1_reg, b1_reg};
38         default: x_reg = 48'b0;
39     endcase
40 end
41
42 // Z mux
43 always @(*) begin
44     case (OPMODE_REG[3:2])
45         2'b00: z_reg = 48'b0;
46         2'b01: z_reg = PCIN;
47         2'b10: z_reg = P;
48         2'b11: z_reg = c_reg;
49         default: z_reg = 48'b0;
50     endcase
51 end
52
53 // Add/Sub logic
54 assign {carryout_in, post_add_sub} = (OPMODE_REG[7] == 1'b0) ? z_reg + x_reg + carryin_reg : z_reg - (x_reg + carryin_reg);
55
56 // Carryout logic
57 MUX #(RSTTYPE, .sel(CARRYOUTREG), .size(1)) CARRYOUT_REG (.in(carryout_in), .out(CARRYOUT), .en(CECARRYIN), .clk(clk), .rst(RSTCARRYIN));
58 assign CARRYOUTF = CARRYOUT;
59
60 // P register
61 MUX #(RSTTYPE, .sel(PREG), .size(48)) P_REG (.in(post_add_sub), .out(P), .en(CEP), .clk(clk), .rst(RSTP));
62 assign PCOUT = P;
63
64
65
66
67 endmodule // DSP
68
```

Testbench Code

```
1  module DSP_tb ();
2      // Parameters
3      parameter A0REG = 0;
4      parameter A1REG = 1;
5      parameter B0REG = 0;
6      parameter B1REG = 1;
7      parameter CREG = 1, DREG = 1, MREG = 1, PREG = 1, CARRTINREG = 1, CARRYOUTREG = 1, OPMODEREG = 1;
8      parameter CARRYINSEL = "OPMODE5";
9      parameter B_INPUT = "DIRECT";
10     parameter RSTTYPE = "SYNC";
11
12     // Ports
13     reg [17:0] A, B, BCIN;
14     reg [47:0] C;
15     wire CARRYOUT, CARRYOUTF;
16     reg CARRYIN;
17     reg [17:0] D;
18     wire [35:0] M;
19     wire [47:0] P;
20     reg clk;
21     reg [7:0] OPMODE;
22     reg CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE;
23     reg CEP, RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
24     wire [17:0] BCOUT;
25     wire [47:0] PCOUT;
26     reg [47:0] PCIN;
27
28     // Instantiate the Unit Under Test (UUT)
29     DSP #(
30         .A0REG(A0REG),
31         .A1REG(A1REG),
32         .B0REG(B0REG),
33         .B1REG(B1REG),
34         .CREG(CREG),
35         .DREG(DREG),
36         .MREG(MREG),
37         .PREG(PREG),
38         .CARRTINREG(CARRTINREG),
39         .CARRYOUTREG(CARRYOUTREG),
40         .OPMODEREG(OPMODEREG),
41         .CARRYINSEL(CARRYINSEL),
42         .B_INPUT(B_INPUT),
43         .RSTTYPE(RSTTYPE)
44     ) uut (*.);
45
46     // Clock generation
47     initial begin
48         clk = 0;
49         forever #5 clk = ~clk; // Toggle clock every 5 time units
50     end
51
```



```
1 // ++++++ RST TEST ++++++
2 initial begin
3     // active reset
4     RSTA = 1; RSTB = 1; RSTC = 1; RSTCARRYIN = 1; RSTD = 1; RSTM = 1; RSTOPMODE = 1; RSTP = 1;
5     // Initialize control signals to 1
6     CEA = 1; CEB = 1; CEC = 1; CECARRYIN = 1; CED = 1; CEM = 1; CEOPMODE = 1; CEP = 1;
7     // Initialize inputs to 1
8     A = 1; B = 1; C = 1; BCIN = 1; CARRYIN = 1; D = 1; OPMODE = 1; PCIN = 1;
9     @(negedge clk);
10    // deactivate reset
11    RSTA = 0; RSTB = 0; RSTC = 0; RSTCARRYIN = 0; RSTD = 0; RSTM = 0; RSTOPMODE = 0; RSTP = 0;
12    if (P !== 0 || M !== 0 || PCOUT !== 0 || BCOUT !== 0 || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
13        $display("Test for RST Failed");
14        $stop;
15    end
16
17    // +++++ opmode [0] test ++++++
18    OPMODE = 8'b00000001;
19    A = 18'd6; B = 18'd14; C = 48'd43; BCIN = 18'd34; CARRYIN = 1; D = 18'd12;
20    repeat (4) @(negedge clk);
21    if (P !== (A*B) || M !== (A*B) || PCOUT !== (A*B) || BCOUT !== B || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
22        $display("Test Failed for OPMODE[0] fail");
23        $stop;
24    end
25
26    // +++++ opmode [1] test ++++++
27    OPMODE = 8'b00000010;
28    repeat (4) @(negedge clk);
29    if (P !== P || M !== (A*B) || PCOUT !== P || BCOUT !== B || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
30        $display("Test Failed for OPMODE[1] fail");
31        $stop;
32    end
33
34    // +++++ opmode [2] test ++++++
35    OPMODE = 8'b00000100;
36    repeat (4) @(negedge clk);
37    if (P !== PCIN || M !== (A*B) || PCOUT !== PCIN || BCOUT !== B || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
38        $display("Test Failed for OPMODE[2] fail");
39        $stop;
40    end
41
42    // +++++ opmode [3] test ++++++
43    OPMODE = 8'b00001000;
44    repeat (4) @(negedge clk);
45    if (P !== P || M !== (A*B) || PCOUT !== P || BCOUT !== B || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
46        $display("Test Failed for OPMODE[3] fail");
47        $stop;
48    end
49
50    // +++++ opmode [4] test ++++++
51    OPMODE = 8'b00010000;
52    repeat (4) @(negedge clk);
53    if (P !== 0 || M !== (B+D)*A || PCOUT !== 0 || BCOUT !== (B+D) || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
54        $display("Test Failed for OPMODE[4] fail");
55        $stop;
56    end
57
58    // +++++ opmode [5] test ++++++
59    OPMODE = 8'b00100000;
60    repeat (4) @(negedge clk);
61    if (P !== 1 || M !== B*A || PCOUT !== 1 || BCOUT !== B || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
62        $display("Test Failed for OPMODE[5] fail");
63        $stop;
64    end
65
66    // +++++ opmode [6] test ++++++
67    OPMODE = 8'b01000000;
68    repeat (4) @(negedge clk);
69    if (P !== 0 || M !== B*A || PCOUT !== 0 || BCOUT !== B || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
70        $display("Test Failed for OPMODE[6] fail");
71        $stop;
72    end
73
74    // +++++ opmode [7] test ++++++
75    OPMODE = 8'b10000000;
76    repeat (4) @(negedge clk);
77    if (P !== 0 || M !== A*B || PCOUT !== 0 || BCOUT !== B || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
78        $display("Test Failed for OPMODE[7] fail");
79        $stop;
80    end
81
```



```

1 // ++++++ wrong opmode test ++++++
2 OPMODE = 8'b00000000;
3 repeat (4) @(negedge clk);
4 if (P !== 0 || M !== A*B || PCOUT !== 0 || BCOUT !== B || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
5     $display("Test Failed for wrong OPMODE fail");
6     $stop;
7 end
8
9 // ++++++ random opmode test ++++++
10 OPMODE = 8'b01100101;
11 A = 18'd6; B = 18'd5; C = 48'd3; D = 18'd8; BCIN = 18'd4; CARRYIN = 1'b1;
12 repeat (4) @(negedge clk);
13 if (P !== (PCIN + (A*B) + 1) || M !== (A*B) || PCOUT !== (PCIN + (A*B)) + 1 || BCOUT !== B || CARRYOUT !== 0 || CARRYOUTF !== 0) begin
14     $display("Test Failed for random OPMODE fail: DUT");
15     $stop;
16 end
17
18 $display("+++++");
19 $display("All tests passed");
20 $display("+++++");
21 $stop;
22 end
23
24 initial begin
25     $monitor("%@t : A=%0d, B=%0d, C=%0d, D=%0d, OPMODE=%0b, P=%0d, M=%0d, PCOUT=%0d, BCOUT=%0d, CARRYOUT=%0b, CARRYOUTF=%0b",
26             $time, A, B, C, D, OPMODE, P, M, PCOUT, BCOUT, CARRYOUT, CARRYOUTF);
27 end
28 endmodule

```

Do File



```


1 vlib work
2 vlog DSP.v MUX.v DSP_tb.v
3 vsim -voptargs=+acc work.tb
4 add wave *
5 run -all
6 #quit -sim

```



Questa

1. Wave Form




2. Transcript

```


# 0 : A=1, B=1, C=1, D=1, OPMODE=1, P=x, M=x, PCOUT=x, BCOUT=x, CARRYOUT=x, CARRYOUTF=0
# 5 : A=1, B=1, C=1, D=1, OPMODE=1, P=0, M=0, PCOUT=0, BCOUT=0, CARRYOUT=0, CARRYOUTF=0
# 10 : A=6, B=14, C=43, D=12, OPMODE=1, P=0, M=0, PCOUT=0, BCOUT=0, CARRYOUT=0, CARRYOUTF=0
# 15 : A=6, B=14, C=43, D=12, OPMODE=1, P=0, M=0, PCOUT=14, BCOUT=0, CARRYOUT=0, CARRYOUTF=0
# 25 : A=6, B=14, C=43, D=12, OPMODE=1, P=0, M=84, PCOUT=0, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 35 : A=6, B=14, C=43, D=12, OPMODE=1, P=84, M=84, PCOUT=84, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 50 : A=6, B=14, C=43, D=12, OPMODE=10, P=84, M=84, PCOUT=84, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 90 : A=6, B=14, C=43, D=12, OPMODE=100, P=84, M=84, PCOUT=84, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 105 : A=6, B=14, C=43, D=12, OPMODE=100, P=1, M=84, PCOUT=1, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 130 : A=6, B=14, C=43, D=12, OPMODE=1000, P=1, M=84, PCOUT=1, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 170 : A=6, B=14, C=43, D=12, OPMODE=10000, P=1, M=84, PCOUT=1, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 185 : A=6, B=14, C=43, D=12, OPMODE=10000, P=0, M=84, PCOUT=0, BCOUT=26, CARRYOUT=0, CARRYOUTF=0
# 195 : A=6, B=14, C=43, D=12, OPMODE=10000, P=0, M=156, PCOUT=0, BCOUT=26, CARRYOUT=0, CARRYOUTF=0
# 210 : A=6, B=14, C=43, D=12, OPMODE=100000, P=0, M=156, PCOUT=0, BCOUT=26, CARRYOUT=0, CARRYOUTF=0
# 225 : A=6, B=14, C=43, D=12, OPMODE=100000, P=1, M=156, PCOUT=1, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 235 : A=6, B=14, C=43, D=12, OPMODE=100000, P=1, M=84, PCOUT=1, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 250 : A=6, B=14, C=43, D=12, OPMODE=1000000, P=1, M=84, PCOUT=1, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 265 : A=6, B=14, C=43, D=12, OPMODE=1000000, P=0, M=84, PCOUT=0, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 290 : A=6, B=14, C=43, D=12, OPMODE=10000000, P=0, M=84, PCOUT=0, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 330 : A=6, B=14, C=43, D=12, OPMODE=0, P=0, M=84, PCOUT=0, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 370 : A=6, B=5, C=3, D=8, OPMODE=1100101, P=0, M=84, PCOUT=0, BCOUT=14, CARRYOUT=0, CARRYOUTF=0
# 375 : A=6, B=5, C=3, D=8, OPMODE=1100101, P=0, M=84, PCOUT=0, BCOUT=5, CARRYOUT=0, CARRYOUTF=0
# 385 : A=6, B=5, C=3, D=8, OPMODE=1100101, P=86, M=30, PCOUT=86, BCOUT=5, CARRYOUT=0, CARRYOUTF=0
# 395 : A=6, B=5, C=3, D=8, OPMODE=1100101, P=32, M=30, PCOUT=32, BCOUT=5, CARRYOUT=0, CARRYOUTF=0
# ++++++
All tests passed
#####
# ** Note: $stop : C:/Users/asus/Desktop/DSP/DSP_tb.v(153)

```

3. Data Flow



Questa Lint




Constraints File

```




Users > asus > Downloads > Constraints_basys.xdc
1 ## This file is a general .xdc for the Basys3 rev B board
2 ## To use it in a project:
3 ## - uncomment the lines corresponding to used pins
4 ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6 ## Clock signal
7 set_property -dict { PACKAGE_PIN W5  IOSTANDARD LVCMOS33 } [get_ports clk]
8 create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
9

```




Vivado


1. Elaborated Design



2.Synthesis



4.Utilization Report



The screenshot shows the Utilization tab in a software interface. On the left is a tree view of the design hierarchy, including sections like Slice Logic, DSP, IO and GT Specific, and Clocking. The main area is a table showing resource usage for various components. The columns are: Name, Slice LUTs (133800), Slice Registers (267600), Slice (33450), LUT as Logic (133800), LUT Flip Flop Pairs (133800), DSPs (740), Bonded IOB (500), BUFGCTRL (32), and an empty column. One row is highlighted in yellow, corresponding to the component in the hierarchy tree.

Hierarchy	Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)	
	N DSP	211	176	83	211	67	1	325	1	
	A1_REG (MUX__para...	0	18	5	0	0	0	0	0	
	B1_REG (MUX__para...	0	36	12	0	0	0	0	0	
	C_REG (MUX__param...	0	48	17	0	0	0	0	0	
	CARRYIN_REG (MUX...	0	1	1	0	0	0	0	0	
	CARRYOUT_REG (MU...	0	2	2	0	0	0	0	0	
	D_REG (MUX__param...	1	18	5	1	0	0	0	0	
	opmode_reg (MUX)	211	5	65	211	0	0	0	0	
	P_REG (MUX__param...	0	48	12	0	0	0	0	0	

5.Timing Summary Report


Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.693 ns	Worst Hold Slack (WHS): 0.323 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 105	Total Number of Endpoints: 105	Total Number of Endpoints: 178


All user specified timing constraints are met.

Implementation

1. Before Debug



2. After Debug



3.Utilization Report After Debug

Hierarchy


Name	Slice LUTs (133800)	Slice Registers (267600)	F7 Muxes (66900)	F8 Muxes (33450)	Slice (33450)	LUT as Logic (133800)	LUT as Memory (46200)	LUT Flip Flop Pairs (133800)	Block RAM Tile (365)	DSPs (740)	Bo
N DSP	2304	3397	64	2	1146	1999	305	1369	3.5	1	
A1_REG (MUX_param)	0	18	0	0	5	0	0	0	0	0	
B1_REG (MUX_param)	0	36	0	0	10	0	0	0	0	0	
C_REG (MUX_param)	0	48	0	0	15	0	0	0	0	0	
CARRYIN_REG (MUX_...)	0	1	0	0	1	0	0	0	0	0	
CARRYOUT_REG (MU...)	0	2	0	0	2	0	0	0	0	0	
D_REG (MUX_param)	1	18	0	0	6	1	0	0	0	0	
dbg_hub (dbg_hub)	476	727	0	0	236	452	24	300	0	0	
opmode_reg (MUX)	211	5	0	0	63	211	0	0	0	0	
P_REG (MUX_param)	0	48	0	0	12	0	0	0	0	0	
u_ilia_0 (u_ilia_0)	1617	2494	64	2	830	1336	281	1002	3.5	0	

4.Timing Summary Report After Debug

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.827 ns	Worst Hold Slack (WHS): 0.069 ns	Worst Pulse Width Slack (WPWS): 3.950 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 6291	Total Number of Endpoints: 6275	Total Number of Endpoints: 3966

All user specified timing constraints are met.



My_Problems

