DSP48A1

by Ahmed Khalaf Mohamed Ali

Under the guidance of Eng. Kareem Waseem

OVERVIEW

Description

This project centers on the design and implementation of a DSP48A1 slice within a Spartan-6 FPGA, aimed at supporting computation-heavy applications. The DSP48A1 slice is a specialized hardware unit designed to handle complex digital signal processing (DSP) functions such as multiplication, addition, and accumulation. It is particularly well-suited for high-performance tasks requiring efficient arithmetic operations.

Key Features


Optimized DSP48A1 Slice Implementation: The project delivers an optimized implementation of the DSP48A1 slice within the Spartan-6 FPGA. By incorporating advanced pipelining techniques, the design significantly enhances processing speed and efficiency for complex arithmetic computations, making it ideal for intensive digital signal processing tasks.

Advanced Vivado Workflow: Leveraging the Vivado design suite, the project follows a rigorous development workflow. This includes detailed elaboration, synthesis, and implementation phases, which ensure that the design meets high standards of reliability and performance, while also minimizing errors through exhaustive simulation and analysis.

Comprehensive Testbench Strategy: The project employs a robust testbench methodology, utilizing sophisticated test patterns to thoroughly verify the functionality of the DSP48A1 slice. This includes testing for accuracy in arithmetic operations, waveform integrity, and meeting timing constraints across various operational scenarios.

Highly Adaptive Configuration Options: The DSP48A1 slice design is engineered for flexibility, featuring a wide range of configurable parameters. Users can adjust pipeline stages and control registers, including AOREG, A1REG, BOREG, and B1REG, to tailor the design to meet specific computational needs. This adaptability makes the design versatile across different application domains, from basic arithmetic to complex DSP operations.

DSP BLOCK DIGRAM



DSP48A1 BLOCK

DSP SLICE




Figure 1-2: DSP48A1 Slice Primitive





DSP48A1:

I make this project with structural modeling Make instance to each block. i will insert all instance codes in end of report

```
module DSP_Spartn_six(CLK,OPMODE,A,B,BCIN,PCIN,C,D,CARRYUIN,RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE,CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE,BCOUT,PCOUT,P,M,CARRYOUTF);

parameter ARREG = 0;

parameter ARREG = 1;

parameter BBREG = 0;

parameter BBREG = 1;

parameter DREG = 1;

parameter PREG = 1;

parameter PREG = 1;

parameter CARRYUNEG = 1;

parameter BUMPUT = "DIRECT";

parameter BUMPUT = "DIRECT";

parameter RIMPUT = "DIRECT";

parameter RI
```

```
wire [17:0] Q_AOREG,Q_A1REG;
wire [17:0] Q DREG;
wire [47:0] Q CREG;
wire [17:0] Q_BOREG,Q_B1REG;
wire [7:0] Q OPMODEREG;
wire [17:0] pre add sub;
wire [17:0] pre_add_sub_mux;
wire [35:0] MUl REG;
wire [35:0] M REG;
wire [47:0] MUX REGX;
wire [47:0] MUX REGZ;
wire mux_carryin;
wire MUX CARRYIN REG;
wire [47:0]P sum;
wire P_carry;
wire [47:0]P sum reg;
wire P_carry_reg;
```

```
\#(.DFF\_SELECT(AØREG),.RSTTYPE(RSTTYPE),.DFF\_SIZE(18)) \ \ AØREG\_DESIGN \ (.clk(CLK),.rst(RSTA),.enable(CEA),.PIN\_IN(A),.PIN\_OUT(Q\_AØREG)); \\
          MUX_DFF #(.DFF_SELECT(DREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18)) DREG_DESIGN (.clk(CLK),.rst(RSTD),.enable(CED),.PIN_IN(D),.PIN_OUT(Q_DREG));
          CASCADE(BCIN),.PIN_OUT(Q_BOREG));
          MUX_DFF #(.DFF_SELECT(OPMODEREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(8)) OPCODEREG_DESIGN (.clk(CLK),.rst(RSTOPMODE),.enable(CEOPMODE),.PIN_IN
          (OPMODE),.PIN_OUT(Q_OPMODEREG));
         N_BIT_ADDER #(.N(18)) ADDER (.D(Q_DREG),.B(Q_BØREG),.SEL(Q_OPMODEREG[6]),.C(pre_add_sub));
mux2X1 #(.N(18)) mux2x1_design(.D0(Q_BØREG),.D1(pre_add_sub),.SEL(Q_OPMODEREG[4]),.Y(pre_add_sub_mux));
          MUX_DFF #(.DFF_SELECT(AIREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18)) AIREG_DESIGN (.clk(CLK),.rst(RSTA),.enable(CEA),.PIN_IN(Q_A0REG),.PIN_OUT
          MUX_DFF #(.DFF_SELECT(B1REG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18)) B1REG_DESIGN (.clk(CLK),.rst(RSTB),.enable(CEB),.PIN_IN(pre_add_sub_mux),.
          PIN OUT(Q B1REG));
          MUX_DFF #(.DFF_SELECT(MREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(36)) MREG_DESIGN (.clk(CLK),.rst(RSTM),.enable(CEM),.PIN_IN(MUl_REG),.PIN_OUT(M_REG));
           \begin{array}{l} \textbf{N\_BIT\_MUX4X1} \ \#(.\textbf{N(48)}) \ \ \textbf{N\_BIT\_MUX4X1\_design(.D0(48'b0),.D1(\{12'b0,\textbf{M\_REG}\}),.D2(P),.D3(\{Q\_DREG[11:0],Q\_A1REG,Q\_B1REG\}),.S0(Q\_DPMODEREG[0]),.S1(Q\_DREG[11:0],Q\_A1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q\_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1REG,Q_B1
         (Q OPMODEREG[1]),.Y(MUX_REGX));
N_BIT_MUX4X1 #(.N(48)) N_BIT_MUX4X1_design2(.D0(48'b0),.D1(PCIN),.D2(P),.D3(Q_CREG),.S0(Q_OPMODEREG[2]),.S1(Q_OPMODEREG[3]),.Y(MUX_REGZ));
         MUX_CARRYIN #(.DFF_SIZE(1),.CARRY_INPUT(CARRYINSEL)) MUX_CARRYIN_DESIGN (.CASCADE(CARRYIN),.PIN_IN(Q.OPMODEREG[5]),.PIN_OUT(mux_carryin));
          MUX_DFF #(.DFF_SELECT(CARRYINREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(1)) CARRYIN_DESIGN (.clk(CLK),.rst(RSTCARRYIN),.enable(CECARRYIN),.PIN_IN
         (mux_carryin),.PIN_OUT(MUX_CARRYIN_REG));
FUll_adder_con #(.N(48)) ADDER2 (.A(MUX_REGZ),.B(MUX_REGX),.SEL(Q_OPMODEREG[7]),.CIN(MUX_CARRYIN_REG),.Carry(P_carry),.sum(P_sum));
         (P_sum_reg));
         (P_carry),.PIN_OUT(P_carry_reg));
assign BCOUT=Q B1REG;
assign PCOUT=P_sum_reg;
assign P=P_sum_reg;
 assign M=M_REG;
assign CARRYOUT=P_carry_reg;
assign CARRYOUTF=CARRYOUT;
endmodule
```

```
`timescale 1ns / 1ps
module DSP_Spartn_six_tb();
  reg CLK;
  reg [7:0] OPMODE;
  reg [17:0] A;
  reg [17:0] B;
  reg [17:0] BCIN;
  reg [47:0] PCIN;
  reg [47:0] C;
  reg [17:0] D;
  reg CARRYIN;
  reg RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE;
  reg CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
  wire [17:0] BCOUT;
  wire [47:0] PCOUT;
  wire [47:0] P;
  wire [35:0] M;
  wire CARRYOUT;
  wire CARRYOUTF;
```

```
// Instantiate the DSP48A1 module
       DSP_Spartn_six DSP_instance (
          .CLK(CLK),
         .OPMODE(OPMODE),
         .A(A),
         .B(B),
25
         .BCIN(BCIN),
         .PCIN(PCIN),
         .C(C),
          .D(D),
         .CARRYIN(CARRYIN),
         .RSTA(RSTA),
         .RSTB(RSTB),
         .RSTM(RSTM),
         .RSTP(RSTP),
          .RSTC(RSTC),
         .RSTD(RSTD),
         .RSTCARRYIN(RSTCARRYIN),
          .RSTOPMODE(RSTOPMODE),
          .CEA(CEA),
         .CEB(CEB),
         .CEM(CEM),
         .CEP(CEP),
         .CEC(CEC),
         .CED(CED),
         .CECARRYIN(CECARRYIN),
         .CEOPMODE(CEOPMODE),
         .BCOUT(BCOUT),
         .PCOUT(PCOUT),
          .P(P),
         M(M),
         .CARRYOUT(CARRYOUT),
          .CARRYOUTF (CARRYOUTF)
```

```
integer i=0;
integer TC=200;
initial begin
 CLK = 0;
 forever #(TC/2) CLK = ~CLK;
 end
 initial begin
  OPMODE = 8'b00000000;
  BCIN = 18'b00000000000000000;
  CARRYIN = 0;
  RSTA = 1;
  RSTB = 1;
  RSTM = 1;
  RSTP = 1;
  RSTC = 1;
  RSTD = 1;
  RSTCARRYIN = 1;
  RSTOPMODE = 1;
  CEA = 1;
  CEB = 1;
  CEM = 1;
  CEP = 1;
  CEC = 1;
  CED = 1;
  CECARRYIN = 1;
  CEOPMODE = 1;
```

```
// Apply stimulus
         @(negedge CLK)
         RSTA = 0;
         RSTB = 0;
         RSTM = 0;
         RSTP = 0;
         RSTC = 0;
         RSTD = 0;
         RSTCARRYIN = 0;
         RSTOPMODE = 0;
         A = 18'b0000000000001111;
          B = 18'b00000000000000000001;
          D = 18'b00 0000 0000 0000 0100;
          OPMODE = 8'b00010101;
         // Apply additional stimulus
     @(negedge CLK) A = 18'b00000000000001111;
      B = 18'b000000011110000;
      D = 18'b0011000011110000;
      OPMODE = 8'b10101110;
110
     @(negedge CLK)
      A = 18'b00000000000000100;
114
      B = 18'b0000000000000011;
115
      D = 18'b000000000110000;
      OPMODE = 8'b00000100;
```

```
OPMODE = 8'b00000100;
      @(negedge CLK)
       A = 18'b0000000000000101;
       B = 18'b00000000000000010;
      OPMODE = 8'b10001000;
120
      @(negedge CLK);
      for (i=0; i<20 ; i=i+1) begin
123
          OPMODE = $random;
124
          A = \sup(1,10);
          B = $urandom_range(1,10);
125
126
          BCIN = $urandom_range(1,10);
          PCIN = $random;
127
128
          C = $urandom_range(1,10);
129
          D = $urandom_range(1,10);
          CARRYIN = $random;
      @(negedge CLK);
      @(negedge CLK);
      $stop;
      end
      endmodule
```

```
vlib work


vlip DSP_Spartn_six.v ADDER_SUB.v DSP_Spartn_six_tb.v N_BIT_Multiplier.v mux2X1.v N_BIT_MUX4X1.v MUX_CARRYIN.v MUX_DFF.v MUX_DFF_B.v FUll_adder_con.v

vsim -voptargs=+acc work.DSP_Spartn_six_tb

add wave *


run -all

quit -sim
```




	Msgs																		
🥎 CLK	1'h0																		
OPMODE	8'hae	0d ed		C6	Le5	8f	le8	bd	63	20	96	53	02	[cf	Ca	8a	78	b6	
♦ A	18'h0000f	0 000	05	00003	00005	00008		00003	00009	0000a	00001	0000a	00009	0000a	00009	00004	00002	0000a	
∲ B	18"h000f0	0 000	04		00009	00003	00005	00006	00004	00002	00003	00007	00002	00003	00006	00004	00007	00009	
BCIN	18'h00000	00003			00009	0000a	00002	00001	00004		00006	00002		0000a	00002	00008		0000a	
> PCIN	48'h0000000000000	0 1000	0462d	ffffe2f784c5	ffffbbd27	00007930	ffffe2ca4ec5	ffff96ab5	00000573	00005578	fffff8983b	0000359f	ffffd7563	00001184	ffff9e314c3c	1000020c4	ffffc48a1	0000634bf9c	6
C	48'h0000000000004	00000000	0009	00000000	100000000	00000000	00000000	00000000	00000000	100000000	00000000		00000000	00000000	00000000	00000000	00000000	000000000000000000000000000000000000000	7
D	18"h030f0	00008			00003	00008	00007	00006	00007	00005	00004	100001	00003		00001	10000a	00007	0000a	
CARRYIN	1'h0																2		
RSTA	1'h0																		
RSTB	1'h0																		
RSTM	1'h0																		
RSTP	1'h0																		
RSTC	1'h0																		
RSTD	1'h0																		
RSTCARRYIN	1'h0																		
RSTOPMODE	1'h0																		
CEA	1h1																		
CEB	151																		
CEM	1h1	_																	
CEP	1h1																		
CEC	1h1																		
CED	1h1																		
CECARRYIN	1h1																		
CEOPMODE	1h1																		
BCOUT	18'h00001	00005	100004		1,00009	100003	100005	100006	5 X0000	a 10000	2 1,0000	3 10000	b X3ffff	(0000	3 Y 0000	6 (0000	4 10000	7 X 3fffe	
PCOUT	48*h0000000000000																	48a12bf (00006	
P	48'h0000000000000																	48a12bf \ 00006	
М																		00010 100000	
CARRYOUT	1'h0			1,0000	,,0000	, J.	10000	,0000	10000		, , , , ,	, , , , , , , , , , , , , , , , , , ,		,0001	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Λ	,0000	,,,,,,,,,,	
CARRYOUTF	1'h0																		


Schematic after elaboration:




Schematic after synthesis:



Report utilization after synthesis:



Report messages after synthesis:



instance codes:

```
module N_BIT_MUX4X1(D0,D1,D2,D3,S0,S1,Y);
parameter N=48;
input [N-1:0]D0,D1,D2,D3;
input S0,S1;
output reg [N-1:0] Y;
always @(*) begin
case ({S0,S1})
2'b00 : Y=D0;
2'b01 : Y=D1;
2'b10 : Y=D2;
2'b11 : Y=D3;
endcase
end
endmodule
module mux2X1(D0,D1,SEL,Y);
parameter N=18;
input [N-1:0]D0,D1;
input SEL;
output reg [N-1:0] Y;
always @(*)
begin
if (SEL)
Y = D1;
else
Y = D0;
end
endmodule
```

```
module MUX_CARRYIN(CASCADE,PIN_IN,PIN_OUT);
parameter DFF_SIZE=1;
parameter CARRY_INPUT = "OPCODE5";
input [DFF_SIZE-1:0]CASCADE;
input [DFF_SIZE-1:0]PIN_IN;
output reg [DFF_SIZE-1 :0]PIN_OUT;
always @(*) begin
if(CARRY_INPUT == "OPCODE5")
PIN_OUT=PIN_IN;
else if(CARRY_INPUT == "CARRYIN")
PIN_OUT=CASCADE;
else
PIN_OUT=0;
end
endmodule
```

```
module MUX_DFF(clk,rst,enable,PIN_IN,PIN_OUT);
     parameter DFF SELECT=1;
     parameter RSTTYPE="SYNC";
     parameter DFF_SIZE=18;
     input clk,rst,enable;
     input [DFF_SIZE-1:0]PIN_IN;
     output reg [DFF_SIZE-1 :0]PIN_OUT;
     generate
     case (DFF_SELECT)
     0: begin
          always @(*) begin
             PIN OUT=PIN IN;
          end
     end
     1: begin
     if(RSTTYPE=="SYNC") begin
        always @(posedge clk) begin
             if(rst)
             PIN OUT<=0;
             else if (enable)
             PIN_OUT<=PIN_IN;
             end
             end
     else if (RSTTYPE=="ASYNC") begin
     always @(posedge clk or posedge rst ) begin
             if(rst)
             PIN OUT<=0;
             else if (enable)
             PIN OUT<=PIN IN;
             end
     end
     end
     endcase
     endgenerate
     endmodule
80
```

```
module MUX_DFF_B(clk,rst,enable,CASCADE,PIN_IN,PIN_OUT);
parameter DFF SELECT=1;
parameter RSTTYPE="SYNC";
parameter DFF_SIZE=18;
parameter B_INPUT = "CASCADE";
input clk,rst,enable;
input [DFF_SIZE-1:0]CASCADE;
input [DFF_SIZE-1:0]PIN_IN;
output reg [DFF_SIZE-1 :0]PIN_OUT;
generate
case (DFF_SELECT)
0: begin
     always @(*) begin
        if ( B_INPUT == "DIRECT") PIN_OUT<=PIN_IN;</pre>
        else if (B INPUT == "CASCADE") PIN OUT<=CASCADE;</pre>
     end
1: begin
if(RSTTYPE=="SYNC") begin
   always @(posedge clk) begin
        if(rst) PIN OUT<=0;
        else if (enable) begin
       if ( B_INPUT == "DIRECT") PIN_OUT<=PIN_IN;</pre>
        else if (B_INPUT == "CASCADE") PIN_OUT<=CASCADE;</pre>
        end end end
else if (RSTTYPE=="ASYNC") begin
always @(posedge clk or posedge rst ) begin
        if(rst)
        PIN OUT<=0;
        else if (enable) begin
       if ( B INPUT == "DIRECT")
        PIN OUT<=PIN IN;
        else if (B_INPUT == "CASCADE")
        PIN OUT<=CASCADE;
        end end endend
endcase endgenerate
endmodule
```

```
module FUll_adder_con( A,CIN,B,SEL,carry,sum);
parameter N=48;
input [N-1:0] A,B;
input CIN,SEL;
output reg carry;
output reg [N-1:0]sum;
always @(*) begin
if (SEL)
{carry,sum}=A+B+CIN;
else
{carry,sum}=A-(B+CIN);
end
endmodule
```

```
module N_BIT_Multiplier (B,D,Out);
parameter N=18;
localparam N_local=2*N;
input [N-1:0] B;
input [N-1:0] D;
output [N_local-1:0] Out;
reg [N_local-1:0]out_reg;
always @(*) begin
out_reg= B * D;
end
assign Out=out_reg;
endmodule
module N_BIT_ADDER (D,B,SEL,C);
parameter N=18;
input [N-1:0] B;
input [N-1:0] D;
```

```
module N_BIT_ADDER (D,B,SEL,C);
parameter N=18;
input [N-1:0] B;
input [N-1:0] D;
input SEL;
output reg [N-1:0] C;
always @(*) begin
if (SEL)
C = D-B;
else
C = D+B;
end
endmodule
```