DSP48A1

by Ahmed Khalaf Mohamed Ali

Under the guidance of Eng. Kareem Waseem

DSP48A1:

I make this project with structural modeling Make instance to each block. i will insert all instance codes in end of report

```
DSP_Spartn_six(CLK,OPMODE,A,B,BCIN,PCIN,C,D,CARRYIN,RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE,CEA, CEB, CEM, CEP, CEC,
 CED, CECARRYIN, CEOPMODE, BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);
 parameter A1REG = 1;
parameter DREG = 1;
parameter MREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODE5";
parameter B_INPUT = "DIRECT";
parameter RSTTYPE = "SYNC";
   input CLK;
    input CLR;
input [7:0] OPMODE;
input [17:0] A;
input [17:0] BCIN;
input [47:0] PCIN;
input [47:0] PCIN;
    input [47:0] C;
input [17:0] D;
    input RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE;
    input CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
    output [17:0] BCOUT;
output [47:0] PCOUT;
    output [47:0] P;
output [35:0] M;
output CARRYOUT;
wire [17:0] Q_AOREG,Q_A1REG;
wire [17:0] Q DREG;
wire [47:0] Q CREG;
wire [17:0] Q BOREG, Q B1REG;
wire [7:0] Q OPMODEREG;
wire [17:0] pre_add_sub;
wire [17:0] pre_add_sub_mux;
wire [35:0] MUl REG;
wire [35:0] M REG;
wire [47:0] MUX REGX;
wire [47:0] MUX_REGZ;
wire mux_carryin;
wire MUX CARRYIN REG;
wire [47:0]P sum;
wire P_carry;
wire [47:0]P sum reg;
wire P carry reg;
```

```
MUX_DFF #(.DFF_SELECT(DREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18)) DREG_DESIGN (.clk(CLK),.rst(RSTD),.enable(CED),.PIN_IN(D),.PIN_UT(Q_DREG));
    MUX_DFF_B #(.DFF_SELECT(BØREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18),.B_INPUT(B_INPUT)) BØREG_DESIGN (.clk(CLK),.rst(RSTB),.enable(CEB),.PIN_IN(B),
    CASCADE(BCIN), .PIN OUT(Q BOREG));
    MUX_DFF #(.DFF_SELECT(OPMODEREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(8)) OPCODEREG_DESIGN (.clk(CLK),.rst(RSTOPMODE),.enable(CEOPMODE),.PIN_IN
    (OPMODE),.PIN_OUT(Q_OPMODEREG));
     \begin{tabular}{ll} N\_BIT\_ADDER \#(.N(18)) & ADDER \end{tabular} (.D(Q\_DREG),.B(Q\_BØREG),.SEL(Q\_OPMODEREG[6]),.C(pre\_add\_sub)); \\ \end{tabular} 
    MUX_DFF #(.DFF_SELECT(AIREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18)) AIREG_DESIGN (.clk(CLK),.rst(RSTA),.enable(CEA),.PIN_IN(Q_A0REG),.PIN_OUT
    PIN_OUT(Q_B1REG));
    N_BIT_Multiplier #(.N(18)) N_BIT_Multiplier_design (.D(Q_B1REG),.B(Q_A1REG),.Out(Mul_REG));
MUX_DFF #(.DFF_SELECT(MREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(36)) MREG_DESIGN (.clk(CLK),.rst(RSTM),.enable(CEM),.PIN_IN(Mul_REG),.PIN_OUT(M_REG))
    (Q_OPMODEREG[1]),.Y(MUX_REGX));
    N_BIT_MUX4X1 #(.N(48)) N_BIT_MUX4X1_design2(.D0(48'b0),.D1(PCIN),.D2(P),.D3(Q_CREG),.S0(Q_OPMODEREG[2]),.S1(Q_OPMODEREG[3]),.Y(MUX_REGZ));
MUX_CARRYIN #(.DFF_SIZE(1),.CARRY_INPUT(CARRYINSEL)) MUX_CARRYIN_DESIGN (.CASCADE(CARRYIN),.PIN_IN(Q_OPMODEREG[5]),.PIN_OUT(mux_carryin));
    MUX_DFF #(.DFF_SELECT(CARRYINREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(1)) CARRYIN_DESIGN (.clk(CLK),.rst(RSTCARRYIN),.enable(CECARRYIN),.PIN_IN
    (mux_carryin),.PIN_OUT(MUX_CARRYIN_REG));
    FUll\_adder\_con \ \#(.N(48)) \ ADDER2 \ (.A(MUX\_REGZ),.B(MUX\_REGX),.SEL(Q\_OPMODEREG[7]),.CIN(MUX\_CARRYIN\_REG),.carry(P\_carry),.sum(P\_sum));
    MUX_DFF #(.DFF_SELECT(PREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(48)) PREG_DESIGN (.clk(CLK),.rst(RSTP),.enable(CEP),.PIN_IN(P_sum),.PIN_OUT
    (P sum reg));
assign BCOUT=Q_B1REG;
assign PCOUT=P_sum_reg;
assign P=P_sum_reg;
assign CARRYOUT=P_carry_reg;
endmodule
```

```
`timescale 1ns / 1ps
module DSP Spartn six tb();
  reg CLK;
  reg [7:0] OPMODE;
 reg [17:0] A;
 reg [17:0] B;
 reg [17:0] BCIN;
 reg [47:0] PCIN;
 reg [47:0] C;
 reg [17:0] D;
  reg CARRYIN;
  reg RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE;
 reg CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
 wire [17:0] BCOUT;
 wire [47:0] PCOUT;
 wire [47:0] P;
 wire [35:0] M;
 wire CARRYOUT;
  wire CARRYOUTF;
```


```
// Instantiate the DSP48A1 module
       DSP Spartn six DSP instance (
         .CLK(CLK),
         .OPMODE(OPMODE),
         .A(A),
25
         .B(B),
         .BCIN(BCIN),
         .PCIN(PCIN),
         .C(C),
         D(D),
         .CARRYIN(CARRYIN),
         .RSTA(RSTA),
         .RSTB(RSTB),
         .RSTM(RSTM),
         .RSTP(RSTP),
         .RSTC(RSTC),
         .RSTD(RSTD),
         .RSTCARRYIN(RSTCARRYIN),
         .RSTOPMODE(RSTOPMODE),
         .CEA(CEA),
         .CEB(CEB),
         .CEM(CEM),
         .CEP(CEP),
         .CEC(CEC),
         .CED(CED),
         .CECARRYIN(CECARRYIN),
         .CEOPMODE(CEOPMODE),
         .BCOUT(BCOUT),
         .PCOUT(PCOUT),
         .P(P),
         M(M),
         .CARRYOUT(CARRYOUT),
         .CARRYOUTF (CARRYOUTF)
```


```
integer i=0;
integer TC=200;
initial begin
  CLK = 0;
  forever #(TC/2) CLK = ~CLK;
 end
 initial begin
  OPMODE = 8'b00000000;
  A = 18'b00000000000000000;
  BCIN = 18'b00000000000000000;
  D = 18'b0000000000000000;
  CARRYIN = 0;
  RSTA = 1;
  RSTB = 1;
  RSTM = 1;
  RSTP = 1;
  RSTC = 1;
  RSTD = 1;
  RSTCARRYIN = 1;
  RSTOPMODE = 1;
  CEA = 1;
  CEB = 1;
  CEM = 1;
  CEP = 1;
  CEC = 1;
  CED = 1;
  CECARRYIN = 1;
  CEOPMODE = 1;
```


```
// Apply stimulus
         @(negedge CLK)
         RSTA = 0;
         RSTB = 0;
         RSTM = 0;
         RSTP = 0;
         RSTC = 0;
         RSTD = 0;
         RSTCARRYIN = 0;
         RSTOPMODE = 0;
         A = 18'b0000000000001111;
         B = 18'b00000000000000000001;
          D = 18'b00 0000 0000 0000 0100;
          OPMODE = 8'b00010101;
         // Apply additional stimulus
     @(negedge CLK) A = 18'b0000000000001111;
      B = 18'b000000011110000;
      D = 18'b0011000011110000;
      OPMODE = 8'b10101110;
110
     @(negedge CLK)
112
      A = 18'b0000000000000100;
      B = 18'b0000000000000011;
      D = 18'b000000000110000;
      OPMODE = 8'b00000100;
```


```
OPMODE = 8'b00000100;
       @(negedge CLK)
118
         A = 18'b0000000000000101;
         B = 18'b00000000000000010;
119
       OPMODE = 8'b10001000;
120
        @(negedge CLK);
        for (i=0; i<20 ; i=i+1) begin
123
            OPMODE = $random;
            A = \sup(1,10);
124
            B = $urandom_range(1,10);
125
126
            BCIN = $urandom_range(1,10);
            PCIN = $random;
128
            C = $urandom_range(1,10);
            D = \sup(1,10);
129
            CARRYIN = $random;
       @(negedge CLK);
       @(negedge CLK);
        $stop;
       end
       endmodule
Vlog DSP_Spartn_six.v ADDER_SUB.v DSP_Spartn_six_tb.v N_BIT_Multiplier.v mux2X1.v N_BIT_MUX4X1.v MUX_CARRYIN.v MUX_DFF.v MUX_DFF_B.v Full_adder_con.v vsim -voptargs=+acc work.DSP_Spartn_six_tb add wave *
```

```
run -all
#quit -sim
```









instance codes:

```
module N BIT_MUX4X1(D0,D1,D2,D3,S0,S1,Y);
parameter N=48;
input [N-1:0]D0,D1,D2,D3;
input S0,S1;
output reg [N-1:0] Y;
always @(*) begin
case ({S0,S1})
2'b00 : Y=D0;
2'b01 : Y=D1;
2'b10 : Y=D2;
2'b11 : Y=D3;
endcase
end
endmodule
module mux2X1(D0,D1,SEL,Y);
parameter N=18;
input [N-1:0]D0,D1;
input SEL;
output reg [N-1:0] Y;
always @(*)
begin
if (SEL)
Y = D1;
else
Y = D0;
end
endmodule
```

```
module MUX_CARRYIN(CASCADE,PIN_IN,PIN_OUT);
parameter DFF_SIZE=1;
parameter CARRY_INPUT = "OPCODE5";
input [DFF_SIZE-1:0]CASCADE;
input [DFF_SIZE-1:0]PIN_IN;
output reg [DFF_SIZE-1 :0]PIN_OUT;
always @(*) begin
if(CARRY_INPUT == "OPCODE5")
PIN_OUT=PIN_IN;
else if(CARRY_INPUT == "CARRYIN")
PIN_OUT=CASCADE;
else
PIN_OUT=0;
end
endmodule
```

```
module MUX_DFF(clk,rst,enable,PIN_IN,PIN_OUT);
     parameter DFF SELECT=1;
     parameter RSTTYPE="SYNC";
     parameter DFF_SIZE=18;
     input clk,rst,enable;
     input [DFF_SIZE-1:0]PIN_IN;
     output reg [DFF_SIZE-1 :0]PIN_OUT;
     generate
     case (DFF_SELECT)
     0: begin
          always @(*) begin
             PIN OUT=PIN IN;
          end
     end
     1: begin
     if(RSTTYPE=="SYNC") begin
        always @(posedge clk) begin
             if(rst)
             PIN OUT<=0;
             else if (enable)
             PIN_OUT<=PIN_IN;
             end
             end
     else if (RSTTYPE=="ASYNC") begin
     always @(posedge clk or posedge rst ) begin
             if(rst)
             PIN OUT<=0;
             else if (enable)
             PIN OUT<=PIN IN;
             end
     end
     end
     endcase
     endgenerate
     endmodule
80
```

```
module MUX_DFF_B(clk,rst,enable,CASCADE,PIN_IN,PIN_OUT);
parameter DFF SELECT=1;
parameter RSTTYPE="SYNC";
parameter DFF_SIZE=18;
parameter B_INPUT = "CASCADE";
input clk,rst,enable;
input [DFF_SIZE-1:0]CASCADE;
input [DFF_SIZE-1:0]PIN_IN;
output reg [DFF_SIZE-1 :0]PIN_OUT;
generate
case (DFF_SELECT)
0: begin
     always @(*) begin
        if ( B_INPUT == "DIRECT") PIN_OUT<=PIN_IN;</pre>
        else if (B INPUT == "CASCADE") PIN OUT<=CASCADE;</pre>
     end
1: begin
if(RSTTYPE=="SYNC") begin
   always @(posedge clk) begin
        if(rst) PIN OUT<=0;
        else if (enable) begin
       if ( B_INPUT == "DIRECT") PIN_OUT<=PIN_IN;</pre>
        else if (B_INPUT == "CASCADE") PIN_OUT<=CASCADE;</pre>
        end end end
else if (RSTTYPE=="ASYNC") begin
always @(posedge clk or posedge rst ) begin
        if(rst)
        PIN OUT<=0;
        else if (enable) begin
       if ( B INPUT == "DIRECT")
        PIN OUT<=PIN IN;
        else if (B_INPUT == "CASCADE")
        PIN OUT<=CASCADE;
        end end endend
endcase endgenerate
endmodule
```

```
module FUll_adder_con( A,CIN,B,SEL,carry,sum);
parameter N=48;
input [N-1:0] A,B;
input CIN,SEL;
output reg carry;
output reg [N-1:0]sum;
always @(*) begin
if (SEL)
{carry,sum}=A+B+CIN;
else
{carry,sum}=A-(B+CIN);
end
endmodule
```

```
module N_BIT_Multiplier (B,D,Out);
parameter N=18;
localparam N_local=2*N;
input [N-1:0] B;
input [N-1:0] D;
output [N_local-1:0] Out;
reg [N_local-1:0]out_reg;
always @(*) begin
out_reg= B * D;
end
assign Out=out_reg;
endmodule
module N_BIT_ADDER (D,B,SEL,C);
parameter N=18;
input [N-1:0] B;
input [N-1:0] D;
```

```
module N_BIT_ADDER (D,B,SEL,C);
parameter N=18;
input [N-1:0] B;
input [N-1:0] D;
input SEL;
output reg [N-1:0] C;
always @(*) begin
if (SEL)
C = D-B;
else
C = D+B;
end
endmodule
```