

DSP48A1

by Ahmed Khalaf Mohamed Ali

Under the guidance of **Eng. Kareem Waseem**

DSP48A1:

I make this project with structural modeling Make instance to each block. i will insert all instance codes in end of report

```
21 module DSP_Spartn_six(CLK,OPMODE,A,B,BCIN,PCIN,C,D,CARRYIN,RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE,CEA, CEB, CEM, CEP, CEC,  
22 CED, CECARRYIN, CEOPMODE,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);  
23 parameter A0REG = 0;  
24 parameter A1REG = 1;  
25 parameter B0REG = 0;  
26 parameter B1REG = 1;  
27 parameter CREG = 1;  
28 parameter DREG = 1;  
29 parameter MREG = 1;  
30 parameter PREG = 1;  
31 parameter CARRYINREG = 1;  
32 parameter CARRYOUTREG = 1;  
33 parameter OPMODEREG = 1;  
34 parameter CARRYINSEL = "OPMODE5";  
35 parameter B_INPUT = "DIRECT";  
36 parameter RSTTYPE = "SYNC";  
37 input CLK;  
38 input [7:0] OPMODE;  
39 input [17:0] A;  
40 input [17:0] B;  
41 input [17:0] BCIN;  
42 input [47:0] PCIN;  
43 input [47:0] C;  
44 input [17:0] D;  
45 input CARRYIN;  
46 input RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE;  
47 input CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;  
48 output [17:0] BCOUT;  
49 output [47:0] PCOUT;  
50 output [47:0] P;  
51 output [35:0] M;  
52 output CARRYOUT;  
53 output CARRYOUTF;
```

```
wire [17:0] Q_A0REG,Q_A1REG;  
wire [17:0] Q_DREG;  
wire [47:0] Q_CREG;  
wire [17:0] Q_B0REG,Q_B1REG;  
wire [7:0] Q_OPMODEREG;  
wire [17:0] pre_add_sub;  
wire [17:0] pre_add_sub_mux;  
wire [35:0] MUL_REG;  
wire [35:0] M_REG;  
wire [47:0] MUX_REGX;  
wire [47:0] MUX_REGZ;  
wire mux_carryin;  
wire MUX_CARRYIN_REG;  
wire [47:0]P_sum;  
wire P_carry;  
wire [47:0]P_sum_reg;  
wire P_carry_reg;
```

```

70: MUX_DFF #(.DFF_SELECT(A0REG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18)) A0REG_DESIGN (.clk(CLK),.rst(RSTA),.enable(CEA),.PIN_IN(A),.PIN_OUT(Q_A0REG));
71: MUX_DFF #(.DFF_SELECT(DREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18)) DREG_DESIGN (.clk(CLK),.rst(RSTD),.enable(CED),.PIN_IN(D),.PIN_OUT(Q_DREG));
72: MUX_DFF #(.DFF_SELECT(CREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(48)) CREG_DESIGN (.clk(CLK),.rst(RSTC),.enable(CEC),.PIN_IN(C),.PIN_OUT(Q_CREG));
73: MUX_DFF_B #(.DFF_SELECT(B0REG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18),.B_INPUT(B_INPUT)) B0REG_DESIGN (.clk(CLK),.rst(RSTB),.enable(CEB),.PIN_IN(B),.
    CASCADE(BCIN),.PIN_OUT(Q_B0REG));
74: MUX_DFF #(.DFF_SELECT(OPMODEREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(8)) OPCODEREG_DESIGN (.clk(CLK),.rst(RSTOPMODE),.enable(CEOPMODE),.PIN_IN
    (OPMODE),.PIN_OUT(Q_OPMODEREG));
75: N_BIT_ADDER #(N(18)) ADDER (.D(Q_DREG),.B(Q_B0REG),.SEL(Q_OPMODEREG[6]),.C(pre_add_sub));
76: mux2x1 #(.N(18)) mux2x1_design(.D0(Q_B0REG),.D1(pre_add_sub),.SEL(Q_OPMODEREG[4]),.Y(pre_add_sub_mux));
77: MUX_DFF #(.DFF_SELECT(A1REG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18)) A1REG_DESIGN (.clk(CLK),.rst(RSTA),.enable(CEA),.PIN_IN(Q_A0REG),.PIN_OUT
    (Q_A1REG));
78: MUX_DFF #(.DFF_SELECT(B1REG),.RSTTYPE(RSTTYPE),.DFF_SIZE(18)) B1REG_DESIGN (.clk(CLK),.rst(RSTB),.enable(CEB),.PIN_IN(pre_add_sub_mux),.
    PIN_OUT(Q_B1REG));
79: N_BIT_Multiplier #(N(18)) N_BIT_Multiplier_design (.D(Q_B1REG),.B(Q_A1REG),.out(MUL_REG));
80: MUX_DFF #(.DFF_SELECT(MREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(36)) MREG_DESIGN (.clk(CLK),.rst(RSTM),.enable(CEM),.PIN_IN(MUL_REG),.PIN_OUT(M_REG));
81: N_BIT_MUX4X1 #(N(48)) N_BIT_MUX4X1_design(.D0(48'b0),.D1({12'b0,M_REG}),.D2(P),.D3({Q_DREG[11:0],Q_A1REG,Q_B1REG}),.S0(Q_OPMODEREG[0]),.S1
    (Q_OPMODEREG[1]),.Y(MUX_REGX));
82: N_BIT_MUX4X1 #(N(48)) N_BIT_MUX4X1_design2(.D0(48'b0),.D1(PCIN),.D2(P),.D3(Q_CREG),.S0(Q_OPMODEREG[2]),.S1(Q_OPMODEREG[3]),.Y(MUX_REGZ));
83: MUX_CARRYIN #(.DFF_SIZE(1),.CARRY_INPUT(CARRYINSEL)) MUX_CARRYIN_DESIGN (.CASCADE(CARRYIN),.PIN_IN(Q_OPMODEREG[5]),.PIN_OUT(mux_carryin));
84: MUX_DFF #(.DFF_SELECT(CARRYINREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(1)) CARRYIN_DESIGN (.clk(CLK),.rst(RSTCARRYIN),.enable(CECARRYIN),.PIN_IN
    (mux_carryin),.PIN_OUT(MUX_CARRYIN_REG));
85: Full_adder_con #(N(48)) ADDER2 (.A(MUX_REGZ),.B(MUX_REGX),.SEL(Q_OPMODEREG[7]),.CIN(MUX_CARRYIN_REG),.carry(P_carry),.sum(P_sum));
86: MUX_DFF #(.DFF_SELECT(PREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(48)) PREG_DESIGN (.clk(CLK),.rst(RSTP),.enable(CEP),.PIN_IN(P_sum),.PIN_OUT
    (P_sum_reg));
87: MUX_DFF #(.DFF_SELECT(CARRYOUTREG),.RSTTYPE(RSTTYPE),.DFF_SIZE(1)) CARRYOUTREG_DESIGN (.clk(CLK),.rst(RSTCARRYIN),.enable(CECARRYIN),.PIN_IN
    (P_carry),.PIN_OUT(P_carry_reg));
88: assign BCOUT=Q_B1REG;
89: assign PCOUT=P_sum_reg;
90: assign P=P_sum_reg;
91: assign M=M_REG;
92: assign CARRYOUT=P_carry_reg;
93: assign CARRYOUTF=CARRYOUT;
94: endmodule
95:

```

```

timescale 1ns / 1ps
module DSP_spartn_six_tb();
    reg CLK;
    reg [7:0] OPMODE;
    reg [17:0] A;
    reg [17:0] B;
    reg [17:0] BCIN;
    reg [47:0] PCIN;
    reg [17:0] D;
    reg CARRYIN;
    reg RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE;
    reg CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
    wire [17:0] BCOUT;
    wire [47:0] PCOUT;
    wire [47:0] P;
    wire [35:0] M;
    wire CARRYOUT;
    wire CARRYOUTF;

```

```

20 // Instantiate the DSP48A1 module
21 DSP_Spartn_six DSP_instance (
22     .CLK(CLK),
23     .OPMODE(OPMODE),
24     .A(A),
25     .B(B),
26     .BCIN(BCIN),
27     .PCIN(PCIN),
28     .C(C),
29     .D(D),
30     .CARRYIN(CARRYIN),
31     .RSTA(RSTA),
32     .RSTB(RSTB),
33     .RSTM(RSTM),
34     .RSTP(RSTP),
35     .RSTC(RSTC),
36     .RSTD(RSTD),
37     .RSTCARRYIN(RSTCARRYIN),
38     .RSTOPMODE(RSTOPMODE),
39     .CEA(CEA),
40     .CEB(CEB),
41     .CEM(CEM),
42     .CEP(CEP),
43     .CEC(CEC),
44     .CED(CED),
45     .CECARRYIN(CECARRYIN),
46     .CEOPMODE(CEOPMODE),
47     .BCOUT(BCOUT),
48     .PCOUT(PCOUT),
49     .P(P),
50     .M(M),
51     .CARRYOUT(CARRYOUT),
52     .CARRYOUTF(CARRYOUTF)
53 );

```

```
54     integer i=0;
55     integer TC=200;
56     // Clock generation
57     initial begin
58         CLK = 0;
59         forever #(TC/2) CLK = ~CLK;
60     end
61     initial begin
62         OPMODE = 8'b00000000;
63         A = 18'b0000000000000000;
64         B = 18'b0000000000000000;
65         BCIN = 18'b0000000000000000;
66         PCIN = 48'b000000000000000000000000000000000000000000000000;
67         C = 48'b0000000000000000000000000000000000000000000000000;
68         D = 18'b0000000000000000;
69         CARRYIN = 0;
70         RSTA = 1;
71         RSTB = 1;
72         RSTM = 1;
73         RSTP = 1;
74         RSTC = 1;
75         RSTD = 1;
76         RSTCARRYIN = 1;
77         RSTOPMODE = 1;
78         CEA = 1;
79         CEB = 1;
80         CEM = 1;
81         CEP = 1;
82         CEC = 1;
83         CED = 1;
84         CECARRYIN = 1;
85         CEOPMODE = 1;
86
```

[illegible]


```

116   OPMODE = 8'b00000100;
117   @(negedge CLK)
118   A = 18'b00000000000000101;
119   B = 18'b0000000000000010;
120   OPMODE = 8'b10001000;
121   @(negedge CLK) ;
122   for (i=0; i<20 ; i=i+1) begin
123       OPMODE = $random;
124       A = $urandom_range(1,10);
125       B = $urandom_range(1,10);
126       BCIN = $urandom_range(1,10);
127       PCIN = $random;
128       C = $urandom_range(1,10);
129       D = $urandom_range(1,10);
130       CARRYIN = $random;
131   @(negedge CLK);
132   end
133   @(negedge CLK);
134   $stop;
135   end
136
137   endmodule

```


```

1  vlib work
2  vlog DSP_Spartn_six.v ADDER_SUB.v DSP_Spartn_six_tb.v N_BIT_Multiplier.v mux2X1.v N_BIT_MUX4X1.v MUX_CARRYIN.v MUX_DFF.v MUX_DFF_B.v Full_adder_con.v
3  vsim -voptargs=-tacc work.DSP_Spartn_six_tb
4  add wave *
5  run -all
6  #quit -sim


```



Schematic after elaboration:



Schematic after synthesis:



Report utilization after synthesis:

Utilization						
Hierarchy						
	Name	Slice LUTs (20800)	Slice Registers (41600)	DSPs (90)	Bonded IOB (106)	BUFGCTRL (32)
▼ Slice Logic	▼ DSP_Spartn_six	206	158	1	326	1
▼ Slice LUTs (1%)	▼ A1REG_DESIGN (MUX_DFF_parameterized0)	0	18	0	0	0
▼ LUT as Logic (1%)	▼ ADDER2 (FULL_adder_con)	24	0	0	0	0
▼ Slice Registers (1%)	▼ B1REG_DESIGN (MUX_DFF_parameterized0_0)	0	18	0	0	0
▼ Register as Flip Flop (1%)	▼ CARRYOUTREG_DESIGN (MUX_DFF_parameterized4)	0	1	0	0	0
▼ Memory	▼ CREG_DESIGN (MUX_DFF_parameterized1)	0	48	0	0	0
▼ DSP	▼ DREG_DESIGN (MUX_DFF_parameterized0_1)	0	18	0	0	0
▼ DSPs (1%)	▼ MREG_DESIGN (MUX_DFF_parameterized3)	0	0	1	0	0
▼ DSP48E1 only	▼ mux2x1_design (mux2X1)	19	0	0	0	0
▼ IO and GT Specific	▼ N_BIT_MUX4X1_design (N_BIT_MUX4X1)	1	0	0	0	0
▼ Bonded IOB (>100%)	▼ N_BIT_MUX4X1_design2 (N_BIT_MUX4X1_2)	49	0	0	0	0
▼ IOB Master Pads	▼ OPCODEREG_DESIGN (MUX_DFF_parameterized2)	113	7	0	0	0
▼ Clocking	▼ PREG_DESIGN (MUX_DFF_parameterized1_3)	0	48	0	0	0
▼ BUFGCTRL (3%)						
▼ Specific Feature						
▼ Primitives						
▼ Black Boxes						
▼ Instantiated Netlists						

Report messages after synthesis:

Tcl Console	Messages	Log	Reports	Design Runs
Q [Icons] [Info (56)] [Status (25)] Show All				
▼ Vivado Commands (3 infos)	Close			
▼ General Messages (3 infos)				
	[IP_Flow 19-234] Refreshing IP repositories			
	[IP_Flow 19-1704] No user IP repositories specified			
	[IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.			
▼ Elaborated Design (1 info)				
▼ General Messages (1 info)				
	[Project 1-570] Preparing netlist for logic optimization			
▼ Synthesis (46 infos)				
	[Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'			

instance codes:

```
module N_BIT_MUX4X1(D0,D1,D2,D3,S0,S1,Y);
parameter N=48;
input [N-1:0]D0,D1,D2,D3;
input S0,S1;
output reg [N-1:0] Y;
always @(*) begin
case ({S0,S1})
2'b00 : Y=D0;
2'b01 : Y=D1;
2'b10 : Y=D2;
2'b11 : Y=D3;
endcase
end
endmodule
```

```
module mux2X1(D0,D1,SEL,Y);
parameter N=18;
input [N-1:0]D0,D1;
input SEL;
output reg [N-1:0] Y;
always @(*)
begin
if (SEL)
Y = D1;
else
Y = D0;
end
endmodule
```

```
module MUX_CARRYIN(CASCADE,PIN_IN,PIN_OUT);
parameter DFF_SIZE=1;
parameter CARRY_INPUT = "OPCODE5";
input [DFF_SIZE-1:0]CASCADE;
input [DFF_SIZE-1:0]PIN_IN;
output reg [DFF_SIZE-1 :0]PIN_OUT;
always @(*) begin
if(CARRY_INPUT == "OPCODE5")
PIN_OUT=PIN_IN;
else if(CARRY_INPUT == "CARRYIN")
PIN_OUT=CASCADE;
else
PIN_OUT=0;
end
endmodule
```

```

45 module MUX_DFF(clk,rst,enable,PIN_IN,PIN_OUT);
46 parameter DFF_SELECT=1;
47 parameter RSTTYPE="SYNC";
48 parameter DFF_SIZE=18;
49 input clk,rst,enable;
50 input [DFF_SIZE-1:0]PIN_IN;
51 output reg [DFF_SIZE-1 :0]PIN_OUT;
52 generate
53 case (DFF_SELECT)
54 0: begin
55     always @(*) begin
56         PIN_OUT=PIN_IN;
57     end
58 end
59 1: begin
60 if(RSTTYPE=="SYNC") begin
61     always @(posedge clk) begin
62         if(rst)
63             PIN_OUT<=0;
64         else if (enable)
65             PIN_OUT<=PIN_IN;
66         end
67     end
68 else if (RSTTYPE=="ASYN") begin
69 always @(posedge clk or posedge rst ) begin
70     if(rst)
71         PIN_OUT<=0;
72     else if (enable)
73         PIN_OUT<=PIN_IN;
74     end
75 end
76
77 end
78 endcase
79 endgenerate
80 endmodule

```



```

23 module MUX_DFF_B(clk,rst,enable,CASCADE,PIN_IN,PIN_OUT);
24 parameter DFF_SELECT=1;
25 parameter RSTTYPE="SYNC";
26 parameter DFF_SIZE=18;
27 parameter B_INPUT = "CASCADE";
28 input clk,rst,enable;
29 input [DFF_SIZE-1:0]CASCADE;
30 input [DFF_SIZE-1:0]PIN_IN;
31 output reg [DFF_SIZE-1 :0]PIN_OUT;
32 generate
33 case (DFF_SELECT)
34 0: begin
35     always @(*) begin
36         if ( B_INPUT == "DIRECT") PIN_OUT<=PIN_IN;
37         else if (B_INPUT == "CASCADE") PIN_OUT<=CASCADE;
38     end
39 end
40 1: begin
41 if(RSTTYPE=="SYNC") begin
42     always @(posedge clk) begin
43         if(rst) PIN_OUT<=0;
44         else if (enable) begin
45             if ( B_INPUT == "DIRECT") PIN_OUT<=PIN_IN;
46             else if (B_INPUT == "CASCADE") PIN_OUT<=CASCADE;
47         end end end
48 else if (RSTTYPE=="ASYNC") begin
49     always @(posedge clk or posedge rst ) begin
50         if(rst)
51             PIN_OUT<=0;
52         else if (enable) begin
53             if ( B_INPUT == "DIRECT")
54                 PIN_OUT<=PIN_IN;
55             else if (B_INPUT == "CASCADE")
56                 PIN_OUT<=CASCADE;
57         end end endend
58 endcase endgenerate
59 endmodule

```

```

module Full_adder_con( A,CIN,B,SEL,carry,sum);
parameter N=48;
input [N-1:0] A,B;
input CIN,SEL;
output reg carry;
output reg [N-1:0]sum;
always @(*) begin
if (SEL)
{carry,sum}=A+B+CIN;
else
{carry,sum}=A-(B+CIN);
end
endmodule

```

```
module N_BIT_Multiplier (B,D,Out);  
parameter N=18;  
localparam N_local=2*N;  
input  [N-1:0] B;  
input  [N-1:0] D;  
output [N_local-1:0] Out;  
reg [N_local-1:0] out_reg;  
always @(*) begin  
out_reg= B * D;  
end  
assign Out=out_reg;  
endmodule
```

```
module N_BIT_ADDER (D,B,SEL,C);  
parameter N=18;  
input [N-1:0] B;  
input [N-1:0] D;  
input SEL;  
output reg [N-1:0] C;  
always @(*) begin  
if (SEL)  
C = D-B;  
else  
C = D+B;  
end  
endmodule
```