



1) Logic circuit with Mux



```
1 module MUX_1(A,B,C,D,E,F,sel,out,out_bar);
2   input A,B,C,D,E,F,sel;
3   output out,out_bar;
4   wire AND_1,XNOR_1;
5   assign AND_1=A&B&C;
6   assign XNOR_1=~((D^E)^F);
7   assign out = (sel==1)?XNOR_1:AND_1;
8   assign out_bar=~out;
9 endmodule
10
```





2) Implement 4-bit adder using addition operator

```

C:/questasim64_2021.1/examples/SecondCode.v (/HALFAdder_4bit) - Default
Ln#
1  module HALFAdder_4bit (A,B,C);
2      input [3:0]A,B;
3      output [3:0]C;
4      assign C=A+B;
5      endmodule
6

```

Wave - Default		Msgs			
+ /HALFAdder_4bit/A	4'b0111	1111	1011	0101	0111
+ /HALFAdder_4bit/B	4'b0101	0000	1010	0110	0101
+ /HALFAdder_4bit/C	4'b1100	1111	0101	1011	1100

Wave - Default		Msgs			
+ /HALFAdder_4bit/A	4'b0101	1111	1011	0101	0111
+ /HALFAdder_4bit/B	4'b0110	0000	1010	0110	0101
+ /HALFAdder_4bit/C	4'b1011	1111	0101	1011	1100

3) Implement 2-to-4 Decoder using conditional operator

```

C:/questasim64_2021.1/examples/THREE_CODE.v (/DECODER) - Default
Ln#
1 module DECODER(A,D);
2   input [1:0]A;
3   output [3:0]D;
4   assign D=(A==2'b00)?4'b0001:((A==2'b01)?4'b0010:(A==2'b10)?4'b0100:(A==2'b11)?4'b1000:4'bxxxx);
5   endmodule
6

```

Wave - Default		Msgs			
+ /DECODER/A	2'h3	0	1	2	3
+ /DECODER/D	4'h8	1	2	4	8

4) Implement an even parity generator module.

```

C:/questasim64_2021.1/examples/FOURTH_CODE.v (/even_parity) - Default
Ln#
1 module even_parity(A,out_with_parity);
2   input [7:0]A;
3   output [8:0]out_with_parity;
4   wire even_parity;
5   assign even_parity ^=A;
6   assign out_with_parity={even_parity,A};
7 endmodule
8

```

Wave - Default		Msgs				
+	/even_parity/A	8'b11111111	01000100	00110001	10011001	11111111
	/even_parity/even_...	1'b0				
	/even_parity/out_w...	9'b011111111	001000100	100110001	010011001	011111111

Wave - Default		Msgs				
+	/even_parity/A	8'b10011001	01000100	00110001	10011001	11111111
	/even_parity/even_...	1'b0				
	/even_parity/out_w...	9'b010011001	001000100	100110001	010011001	011111111

5) Implement a comparator

```

C:/questasim64_2021.1/examples/FIVE_CODE.v (/comparator) - Default
Ln#
1 module comparator(A,B,A_graeterthan_B,A_equals_B,A_lessthan_B);
2   input [3:0]A;
3   input [3:0]B;
4   output A_graeterthan_B,A_equals_B,A_lessthan_B;
5   assign A_graeterthan_B=(A>B)?1'b1:1'b0;
6   assign A_equals_B=(A==B)?1'b1:1'b0;
7   assign A_lessthan_B=(A<B)?1'b1:1'b0;
8 endmodule
9

```

Wave - Default						
		Msgs				
+ /comparator/A	4'hx		f	8	5	0
+ /comparator/B	4'hx		9	f	5	0
/comparator/A_gra...	1'hx					
/comparator/A_equ...	1'hx					
/comparator/A_less...	1'hx					

Wave - Default						
		Msgs				
+ /comparator/A	4'h5		f	8	5	0
+ /comparator/B	4'h5		9	f	5	0
/comparator/A_gra...	1'h0					
/comparator/A_equ...	1'h1					
/comparator/A_less...	1'h0					

Wave - Default						
		Msgs				
+ /comparator/A	4'h8		f	8	5	0
+ /comparator/B	4'hf		9	f	5	0
/comparator/A_gra...	1'h0					
/comparator/A_equ...	1'h0					
/comparator/A_less...	1'h1					

Wave - Default						
		Msgs				
+ /comparator/A	4'hf		f	8	5	0
+ /comparator/B	4'h9		9	f	5	0
/comparator/A_gra...	1'h1					
/comparator/A_equ...	1'h0					
/comparator/A_less...	1'h0					