


\times		\times		\times
\times	GROUP	\times	NAME	\times
\times	1	\times	Ahmed Khalaf Mohamed Ali	\times
		\times		\times

```
Ln#
  1
      module MUX_ASS2(
  2
        input [2:0]D,
  3
        input A, B, C, sel,
  4
        output out, out_bar
  5
             );
 6
             wire AND1, OR1, XNOR1;
             and (AND1, D[0], D[1]);
  8
             or (OR1, AND1, D[2]);
 9
             xnor(XNOR1,A,B,C);
 10
             assign out=(sel)?XNOR1:OR1;
 11
             assign out bar=~out;
12
       endmodule
13
Ln#
    module MUX ASS2 tb();
1
 2
      /*wire and reg*/
      reg [2:0]D;
      reg A, B, C, sel;
 5
      wire out, out_bar;
      /*instantiation*/
      MUX_ASS2 DUT (D,A,B,C,sel,out,out_bar);
      /*values*/
      integer i;
10
    initial begin
11
    for(i=0 ; i<255; i=i+1) begin
12
      D=$random;
13
      A=$random;
      B=$random;
14
15
      C=$random;
16
      sel=$random;
17
      #100;
18
      end
19 ➡ | $stop;
    end initial begin
20
21
22
          $monitor("D=%b, A=%b, B=%b, C=%b, sel=%b, out_%bar=%b", D, A, B, C, sel, out_bar);
23
24
25
     - endmodule
26
```




```
# D=011, A=1, B=0, C=0, sel=0, out=1, out bar=0
# D=100, A=0, B=1, C=1, sel=1, out=1, out bar=0
# D=110, A=0, B=0, C=1, se1=0, out=1, out bar=0
# D=011, A=0, B=1, C=1, sel=1, out=1, out bar=0
# D=001, A=0, B=1, C=1, sel=0, out=0, out bar=1
# D=010, A=1, B=0, C=0, sel=0, out=0, out bar=1
# D=101, A=0, B=0, C=1, se1=0, out=1, out bar=0
# D=101, A=1, B=1, C=0, sel=1, out=1, out bar=0
# D=100, A=1, B=1, C=1, se1=0, out=1, out bar=0
# D=100, A=0, B=0, C=0, sel=0, out=1, out_bar=0
# D=010, A=1, B=1, C=1, sel=1, out=0, out_bar=1
# D=011, A=1, B=1, C=0, sel=0, out=1, out_bar=0
# D=111, A=1, B=1, C=0, se1=1, out=1, out bar=0
# D=001, A=0, B=1, C=0, sel=1, out=0, out bar=1
# D=101, A=1, B=0, C=1, sel=0, out=1, out bar=0
# D=101, A=1, B=0, C=0, sel=0, out=1, out bar=0
# D=111, A=0, B=0, C=0, sel=0, out=1, out_bar=0
# D=000, A=1, B=0, C=0, sel=0, out=0, out_bar=1
# D=111, A=0, B=1, C=1, se1=0, out=1, out_bar=0
# D=101, A=0, B=0, C=0, sel=0, out=1, out_bar=0
# D=101, A=1, B=1, C=1, se1=0, out=1, out bar=0
# D=110, A=1, B=0, C=1, sel=1, out=1, out bar=0
# D=111, A=0, B=1, C=1, sel=0, out=1, out bar=0
# D=001, A=1, B=1, C=1, se1=0, out=0, out bar=1
# D=110, A=0, B=1, C=1, se1=1, out=1, out bar=0
# D=100, A=1, B=0, C=0, sel=1, out=0, out_bar=1
# D=001, A=0, B=0, C=1, sel=0, out=0, out bar=1
# D=011, A=0, B=1, C=1, se1=0, out=1, out bar=0
# D=001, A=1, B=1, C=0, se1=0, out=0, out bar=1
# D=010, A=1, B=0, C=0, sel=1, out=0, out bar=1
# D=000, A=0, B=1, C=0, sel=0, out=0, out bar=1
 ** Note: $stop
                  : C:/questasim64 2021.1/examples/MUX ASS2 tb.v(19)
    Time: 25500 ns Iteration: 0 Instance: /MUX ASS2 tb
# Break in Module MUX_ASS2_tb at C:/questasim64_2021.1/examples/MUX_ASS2_tb.v line 19
```

```
C:/questasim64_2021.1/examples/priority_encoder.v (/PRIORITY_ENCODER_tb/DUT) - Default :
 Ln#
 1
     module PRIORITY ENCODER(X,Y);
  2
       input [3:0] X;
       output reg [1:0] Y;
      always @(X) begin
  4
  5
      🖹 casex(X)
  6
        4'blxxx : Y=2'bl1:
        4'b01xx : Y=2'b10;
  8
        4'b001x : Y=2'b01;
       4'b000x : Y=2'b00;
 10
       endcase
 11
        end
       endmodule
 12
 13
```

```
C:/questasim64_2021.1/examples/priority_encoder_tb.v (/PRIORITY_ENCODER_tb) - Default
Ln#
 3
      reg [1:0] Y_EXPECTED;
 4
      wire [1:0] Y tb;
 5
      PRIORITY_ENCODER DUT(X_tb,Y_tb);
 6
      /*initial */
      integer i;
    initial begin
 8
    □ for(i=0 ; i<99; i=i+1) begin</p>
10
      X_tb=$random;
11
      #10;
13
      4'blxxx : Y EXPECTED=2'bl1;
      4'b01xx : Y_EXPECTED=2'b10;
14
      4'b001x : Y_EXPECTED=2'b01;
15
      4'b000x : Y EXPECTED=2'b00;
 16
17
     endcase
    if (Y_EXPECTED != Y_tb) begin
18
19
      $display("error ,there are some thing not correctl");
     - end
20
21
22 - end
23 → sstop;
      end
24
25 pinitial begin
26
27
           $monitor("X_tb=%b,Y_EXPECTED=%b,Y_tb=%b",X_tb,Y_EXPECTED,Y_tb);
28
     endmodule
29
30
31
```

```
C:/questasim64_2021.1/examples/priority_encoder_tb.v (/PRIORITY_ENCODER_tb) - Default
  Ln#
   4
         wire [1:0] Y_tb;
   5
        PRIORITY_ENCODER DUT(X_tb,Y_tb);
   6
         /*initial */
   7
        integer i;
   8 🗎 initial begin
      白 for (i=0 ; i<99; i=i+1) begin
        X tb=$random;
  10
  11
        #0;
       casex (X tb)
  12
  13
        4'blxxx : Y EXPECTED=2'bl1;
        4'b01xx : Y_EXPECTED=2'b10;
  14
  15
        4'b001x : Y_EXPECTED=2'b01;
       4'b000x : Y EXPECTED=2'b00;
  16
  17
       - endcase
  18
       if (Y_EXPECTED != Y_tb) begin
  19
        $display("error , there are some thing not correctl");
  20
        #10;
  21
  22
       - end
  23
        X_tb=4'b1111; Y_EXPECTED=2'b00;
  24
       □ if (Y EXPECTED != Y tb) begin
  25
        $display("error , there are some thing not correctl");
  26
        - end
  27 - | $stop;
  28
       - end
  29
       initial begin
  30
             $monitor("X_tb=%b,Y_EXPECTED=%b,Y_tb=%b",X_tb,Y_EXPECTED,Y_tb);
  31
  32
      end
endmodule
  33
  34
  35
```





```
# X tb=1010, Y EXPECTED=11, Y tb=11
# X tb=1110, Y EXPECTED=11, Y tb=11
# X tb=0101, Y EXPECTED=10, Y tb=10
# X tb=0001, Y EXPECTED=00, Y tb=00
# X tb=1001, Y EXPECTED=11, Y tb=11
# X tb=0010,Y EXPECTED=01,Y tb=01
# X tb=1100, Y EXPECTED=11, Y tb=11
# X tb=1111, Y EXPECTED=11, Y tb=11
# X tb=1000, Y EXPECTED=11, Y tb=11
# X tb=0111,Y EXPECTED=10,Y tb=10
# X tb=1111, Y EXPECTED=11, Y tb=11
# X_tb=1100,Y_EXPECTED=11,Y_tb=11
# X tb=1011, Y EXPECTED=11, Y tb=11
# X tb=1001, Y EXPECTED=11, Y tb=11
# X tb=0000, Y EXPECTED=00, Y tb=00
# X tb=0111, Y EXPECTED=10, Y tb=10
# X tb=0001, Y EXPECTED=00, Y tb=00
# X tb=0110, Y EXPECTED=10, Y tb=10
# X_tb=1100, Y_EXPECTED=11, Y_tb=11
# X_tb=0010, Y_EXPECTED=01, Y_tb=01
# X_tb=1000, Y_EXPECTED=11, Y_tb=11
# X tb=0111, Y EXPECTED=10, Y tb=10
# X tb=1101, Y EXPECTED=11, Y tb=11
# X tb=0010, Y EXPECTED=01, Y tb=01
# X tb=1110, Y EXPECTED=11, Y tb=11
# X tb=1101, Y EXPECTED=11, Y tb=11
# X_tb=1001, Y_EXPECTED=11, Y_tb=11
# X tb=1111, Y EXPECTED=11, Y tb=11
# X tb=0011, Y EXPECTED=01, Y tb=01
# X tb=0101, Y EXPECTED=10, Y tb=10
# error .there are some thing not correctl
```

```
C:/questasim64_2021.1/examples/BCD.v (/BCD_tb/DUT1) - Default =
  1
      module BCD(D0,D1,D2,D3,D4,D5,D6,D7,D8,D9,Y0,Y1,Y2,Y3);
        input D0, D1, D2, D3, D4, D5, D6, D7, D8, D9;
       output reg Y0, Y1, Y2, Y3;
      🛱 always @(*) begin
     □ case({D9,D8,D7,D6,D5,D4,D3,D2,D1,D0})
        1: {Y3,Y2,Y1,Y0}=0;
        2: {Y3,Y2,Y1,Y0}=1;
        4: {Y3,Y2,Y1,Y0}=2;
        8: {Y3,Y2,Y1,Y0}=3;
 10
        16: {Y3,Y2,Y1,Y0}=4;
 11
        32: {Y3,Y2,Y1,Y0}=5;
 12
        64: {Y3,Y2,Y1,Y0}=6;
 13
       128: {Y3,Y2,Y1,Y0}=7;
 14
       256: {Y3,Y2,Y1,Y0}=8;
 15
       512: {Y3,Y2,Y1,Y0}=9;
 16
       default : {Y3,Y2,Y1,Y0}=0;
       endcase
 17
       end
 18
 19
       endmodule
 20
```


```
C:/questasim64_2021.1/examples/BCD2.v (/BCD_tb/DUT2) - Default =
  Ln#
      1
                      module BCD2(D0,D1,D2,D3,D4,D5,D6,D7,D8,D9,Y0,Y1,Y2,Y3);
       2
                              input D0, D1, D2, D3, D4, D5, D6, D7, D8, D9;
       3
                              output reg Y0, Y1, Y2, Y3;
       5
                      always @(*) begin
       6
                                              if ({D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} == 10'b00000000001)
                                                                {Y3, Y2, Y1, Y0} = 4'b0000;
       7
      8
                                              else if ({D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} == 10'b00000000010)
      9
                                                               \{Y3, Y2, Y1, Y0\} = 4'b0001;
  10
                                              else if ({D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} == 10'b00000000100)
                                                               {Y3, Y2, Y1, Y0} = 4'b0010;
  11
                                              else if ({D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} == 10'b0000001000)
  12
  13
                                                               \{Y3, Y2, Y1, Y0\} = 4'b0011;
                                              else if ({D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} == 10'b0000010000)
  14
  15
                                                               \{Y3, Y2, Y1, Y0\} = 4'b0100;
  16
                                              else if ({D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} == 10'b0000100000)
  17
                                                               \{Y3, Y2, Y1, Y0\} = 4'b0101;
  18
                                              else if ({D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} == 10'b00010000000)
  19
                                                                \{Y3, Y2, Y1, Y0\} = 4'b0110;
  20
                                              else if ({D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} == 10'b00100000000)
  21
                                                                \{Y3, Y2, Y1, Y0\} = 4'b0111;
  22
                                              else if ({D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} == 10'b01000000000)
  23
                                                               \{Y3, Y2, Y1, Y0\} = 4'b1000;
  24
                                              else if ({D9, D8, D7, D6, D5, D4, D3, D2, D1, D0} == 10'b10000000000)
                                                               {Y3, Y2, Y1, Y0} = 4'b1001;
  25
  26
                                              else
                                                               {Y3, Y2, Y1, Y0} = 4'b00000;
  27
   28
                          end
  29
  30
                         endmodule
   31
                                                                                                                                                                                                                                                                                                                                   [ ■ Now 카
      | module BCD_tb();
reg | 0(_tb, 1)_tb, 02(_tb, 18_1tb, 04(_tb, 05(_tb, 06(_tb, 07(_tb, 08(_tb, 09(_tb, 09(_tb,
     #0 (D0 tb,D1 tb,D2 tb,D3 tb,D4 tb,D5 tb,D6 tb,D7 tb,D8 tb,D9 tb)=2;

if({Y0_tb1,Y1_tb1,Y2_tb1,Y3_tb1}) != {Y0_tb2,Y1_tb2,Y2_tb2,Y3_tb2}) begin
    | Ctua | $\frac{4}{5}(1)^2 \cdot \cdot (10^2 \cdot \cdot (10^2 \cdot \cdot \cdot (10^2 \cdot \cdot \cdot (10^2 \cdot \cdot \cdot (10^2 \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot (10^2 \cdot \cd
       initial begin
                         or("{DO tb,D1 tb,D2 tb,D3 tb,D4 tb,D5 tb,D6 tb,D7 tb,D8 tb,D9 tb}=%b,{YO tb1,Y1 tb1,Y2 tb1,Y3 tb1}=%b,{YO tb2,Y1 tb2,Y2 tb2,Y3 tb2}=%b",{DO tb,D1 tb,D2 tb,D3 tb,D4 tb,D5 tb,D6 tb,D7 tb,D8 tb,D9 tb}
```





```
C:/questasim64_2021.1/examples/N_BIT_ADDER_tb.v (/N_BIT_ADDER_tb) - Default * ==
Ln#
 1
     module N BIT ADDER tb();
      parameter N=1;
 3
      reg [N-1:0] A_tb;
 4
      reg [N-1:0] B_tb;
 5
      reg [N-1:0] Y_expected;
 6
      wire [N-1:0] C_tb;
     N_BIT_ADDER #(.N(N)) DUT (A_tb,B_tb,C_tb);
 7
 8
     integer i;
    initial begin
 9
10
12
     A tb=$random;
13
     B tb=$random;
14
     Y expected=A tb+B tb;
15
    if ( C tb != Y expected) begin
      $display("error ,there are some thing not correctl");
16
17
      - end
18 | #10;
19
      end
20
      $stop;
      end
21
22
    initial begin
23
      $monitor ("A tb=%b,B tb=%b,Y expected=%b,C tb=%b",A tb,B tb,Y expected,C tb);
     end
endmodule
24
25
```



```
C:/questasim64_2021.1/examples/N_bit_ALU.v (/N_BIT_ALU_tb/DUT) - Default ==
     module N BIT ALU(A, B, opcode, result);
 2
       parameter N_ALU=4;
 3
      input [N_ALU-1:0] A;
      input [N ALU-1:0] B;
 4
 5
      input [1:0] opcode;
 6
      output reg [N_ALU-1:0] result;
 7
      wire [N_ALU-1:0]ADD_signal;
       N_BIT_ADDER #(.N(N_ALU)) ADDERO(.A(A),.B(B),.C(ADD_signal));
 8
    always @(*) begin
 9
10 🛱 case (opcode)
11
      2'b00: result = ADD_signal;
12
      2'b01: result = A | B;
13
      2'b10: result = A-B;
14
      2'bl1: result = A^B;
15
     endcase
     end
endmodule
16
17
18
```

```
Ln#
 1
     pmodule N_BIT_ALU_tb();
        parameter N_ALU_tb=4;
        reg [N_ALU_tb-1:0] A_tb;
        reg [N_ALU_tb-1:0] B_tb;
        reg [1:0] opcode_tb;
        reg [N_ALU_tb-1:0] Y_expected;
wire [N_ALU_tb-1:0] result_tb;
        N_BIT_ALU #(.N_ALU(N_ALU_tb)) DUT (A_tb,B_tb,opcode_tb,result_tb);
       integer i;
 10
     initial begin
 11
     for(i=0 ; i<99; i=i+1) begin
 13
        A tb=$random;
        B_tb=$random;
14
 15
        opcode_tb=$random % 4;
16
     case (opcode_tb)
       2'b00: Y_expected=A_tb+B_tb;
17
18
        2'b01: Y_expected= A_tb|B_tb;
        2'b10: Y_expected=A_tb-B_tb;
19
 20
        2'bll: Y_expected=A_tb^B_tb;
21
        endcase
22
        #5
      if ( result_tb != Y_expected) begin
23
24
25
        $display("error ,there are some thing not correctl");
        $stop;
26
        end
27
        #10;
28
        end
29 ➡ | $stop;
30
       end
      initial begin
31
      $monitor ("A_tb=%b,B_tb=%b,opcode_tb=%b,Y_expected=%b,result_tb=%b",A_tb,B_tb,opcode_tb,Y_expected,result_tb);
end
32
33
34
        endmodule
```

Wave - Default												***													
≨ 1 →	Msgs																								
♦ N_ALU_tb	32'h00000004	0000	00004																						
⊞ -∜ A_tb	4'he	e	(8	Ь	χa	(2	(6	2	(4	(1	(b	6	ДЬ)(d	le	8	1	(3	(2)	3)	9	(b	7	4
	4"h8	8	(a	7	(4		(a	d	(a	(e	χf	5	(8	(2	(b	d	1	(b	(6	4 (2)	5	(1	ightharpoons	8
■ opcode_tb	2h1	1	(3	2	(1	(3	(2	0	(1	(3	(1	3	(2	(0	(2	0	2	(0	(3	X	0 (1	(0	3	2
<u>→</u> → Y_expected	4'he	e	(2	4	Хe	(6)(c	ſf	(e	(f		3		(d	(2	Ь	7	C	(5	(6)	a (d	(c	6	c
result_tb result_tb	4'he	e	(2	4	Хe	(6	ζc	f	(e	(f		3) d	(2	b	7)(c	(5	(6)	a X	d	(c	6	c
_ _ → i	32'h0000004a	00	. (00	00	(00.)(00	. (00	00	(00.	(00	. (00	00	(00	(00	. (00	00	(00	. (00	. (00	(00)	00)	00	(00	00	00

Ĭc								3	Msg	<mark>≨1</mark> •
								00000004	32'h00000004	♦ N_ALU_tb
	(6	8		a	χf	2	(3	6	4hf	 A_tb
a	(6	9	(1	c	(3	e	(b	3	4'h2	!∲ B_tb
3	(2	3	(0		(2			1	2h2	⊢ ∜ opcode_tb
[6	χο	1	(ь	e	λc	e	(ь	7	4'hd	
[6	(ο	1	(b	e	ζc	e	(b	7	4'hd	-🔷 result_tb
3 (000000	(00000013	00000012	00000011	00000010	0000000f	0000000e	(0000000d	0000000c	32'h00000007	🥧 i
	,		,, , , , , , , , , , , , , , , , , , , ,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		, =======			

```
A tb=1100,B tb=1010,opcode tb=10,Y expected=0010,result tb=0010
# A tb=1000,B_tb=1001,opcode_tb=01,Y_expected=1001,result_tb=1001
# A_tb=1110,B_tb=0110,opcode_tb=11,Y_expected=1000,result_tb=1000
# A_tb=1010,B_tb=1010,opcode_tb=01,Y_expected=1010,result_tb=1010
# A tb=1110,B tb=1000,opcode tb=01,Y expected=1110,result tb=1110
# A tb=1000,B tb=1010,opcode tb=11,Y expected=0010,result tb=0010
# A tb=1011,B tb=0111,opcode tb=10,Y expected=0100,result tb=0100
# A tb=1010,B tb=0100,opcode tb=01,Y expected=1110,result tb=1110
# A tb=0010,B tb=0100,opcode tb=11,Y expected=0110,result tb=0110
# A tb=0110,B tb=1010,opcode tb=10,Y expected=1100,result tb=1100
# A tb=0010,B tb=1101,opcode tb=00,Y expected=1111,result tb=1111
# A tb=0100,B tb=1010,opcode tb=01,Y expected=1110,result tb=1110
# A tb=0001,B tb=1110,opcode tb=11,Y expected=1111,result tb=1111
# A_tb=1011,B_tb=1111,opcode_tb=01,Y_expected=1111,result_tb=1111
# A tb=0110, B_tb=0101, opcode_tb=11, Y_expected=0011, result_tb=0011
# A_tb=1011, B_tb=1000, opcode_tb=10, Y_expected=0011, result_tb=0011
# A_tb=1011,B_tb=0010,opcode_tb=00,Y_expected=1101,result_tb=1101
# A tb=1101,B tb=1011,opcode tb=10,Y expected=0010,result tb=0010
# A tb=1110,B tb=1101,opcode tb=00,Y expected=1011,result tb=1011
# A_tb=1000,B_tb=0001,opcode_tb=10,Y_expected=0111,result_tb=0111
# A tb=0001,B tb=1011,opcode tb=00,Y expected=1100,result tb=1100
# A tb=0011,B tb=0110,opcode tb=11,Y expected=0101,result tb=0101
# A tb=0010,B tb=0100,opcode tb=11,Y expected=0110,result tb=0110
# A tb=1000,B tb=0010,opcode tb=00,Y expected=1010,result tb=1010
# A tb=1001, B tb=0101, opcode tb=01, Y expected=1101, result tb=1101
# A tb=1011,B tb=0001,opcode tb=00,Y expected=1100,result tb=1100
# A tb=0111, B tb=0001, opcode tb=11, Y expected=0110, result tb=0110
# A_tb=0100,B_tb=1000,opcode_tb=10,Y_expected=1100,result_tb=1100
# A_tb=0100,B_tb=0010,opcode_tb=10,Y_expected=0010,result_tb=0010
* ** Note: $stop : C:/questasim64_2021.1/examples/N_BIT_ALU_tb.v(29)
    Time: 1485 ns Iteration: 0 Instance: /N_BIT_ALU_tb
# Break in Module N BIT ALU tb at C:/questasim64 2021.1/examples/N BIT ALU tb.v line 29
```

```
Ln#
     module SEVEN_SEGMENT(A,B,opcode,enable,a,b,c,d,e,f,g);
 1
       parameter N ALU=4;
       input [N_ALU-1:0] A;
 3
 4
       input [N_ALU-1:0] B;
 5
       input [1:0] opcode;
 6
       input enable;
       output reg a,b,c,d,e,f,g;
 8
       wire [N ALU-1:0]ADD signal;
 9
       N BIT ALU # (.N ALU(N ALU)) ALU1(.A(A),.B(B),.opcode(opcode),.result(ADD signal));
    🛱 always @(*) begin
10
11
       if (enable)
12
     白
               case (ADD_signal)
                       0: {a,b,c,d,e,f,g}=7'b11111110;
13
14
                       1: {a,b,c,d,e,f,g}=7'b0110000;
15
                       2: {a,b,c,d,e,f,g}=7'bl101101;
                       3: {a,b,c,d,e,f,g}=7'b1111001;//
16
                       4: {a,b,c,d,e,f,g}=7'b0110011;//
17
18
                       5: {a,b,c,d,e,f,g}=7'b1011011;//
19
                       6: {a,b,c,d,e,f,g}=7'b1011111;//
20
                       7: {a,b,c,d,e,f,g}=7'b1110000;//
21
                       8: {a,b,c,d,e,f,g}=7'bllllllll;//
22
                       9: {a,b,c,d,e,f,g}=7'b1111011;//
23
                       4'hA: {a,b,c,d,e,f,g}=7'bl110111;
24
                       4'hB: {a,b,c,d,e,f,g}=7'b0011111;
25
                       4'hC: {a,b,c,d,e,f,g}=7'b1001110;//
26
                       4'hD: {a,b,c,d,e,f,g}=7'b0111101;//
27
                       4'hE: {a,b,c,d,e,f,g}=7'b1001111;
28
                       4'hF: {a,b,c,d,e,f,g}=7'b1000111;
29
                       default : {a,b,c,d,e,f,g}=7'b00000000;
30
               endcase
31
       else
32
       {a,b,c,d,e,f,g}=7'b00000000;
33
       end
      - endmodule
34
35
```

```
1
    module SEVEN_SEGMENT_tb();
2
      parameter N_ALU_tb=4;
       reg [N_ALU_tb-1:0] A_tb;
 3
 4
      reg [N_ALU_tb-1:0] B_tb;
 5
      reg enable_tb;
 6
      reg [1:0] opcode_tb;
7
      reg [6:0] Y expected;
8
     wire a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb;
9
     //wire [N ALU tb-1:0] result tb;
    SEVEN_SEGMENT # (.N_ALU(N_ALU_tb)) DUT (.A(A_tb),
10
11
           .B(B tb),
12
          .opcode (opcode_tb),
13
          .enable(enable_tb),
14
          .a(a_tb),
15
          .b(b_tb),
16
           .c(c_tb),
17
           .d(d_tb),
18
           .e(e_tb),
19
          .f(f_tb),
20
          .g(g_tb));
21
    initial begin
22
     #0 A_tb=0;B_tb=0;enable_tb=1;opcode_tb=0;Y_expected=7'b1111110;
23
      #5;
24
    if ( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
25
      $display("error , there are some thing not correctl");
26
      $stop;
27
     - end
```

```
28
       #10;
29
       A tb=3;B tb=2;enable tb=1;opcode tb=2;Y expected=7'b0110000;
30
    if ( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
31
     $display("error , there are some thing not correctl");
32
33
      $stop;
34
     - end
35
      #10;
36
       A tb=2;B tb=2;enable tb=1;opcode tb=1;Y expected=7'b1101101;
37
       #5;
38
    if ( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
      $display("error , there are some thing not correctl");
40
      $stop;
41
     - end
42
      #10;
43
       A tb=2;B tb=1;opcode tb=0;Y expected=7'b1111001;
44
      #5;
    if( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
45
46
      $display("error , there are some thing not correctl");
47
      $stop;
48
     - end
49
      #10;
50
       A_tb=0;B_tb=4;opcode_tb=11;Y_expected=7'b0110011;
      #5;
51
52
    if ( {a tb,b tb,c tb,d tb,e tb,f tb,g tb} != Y expected) begin
53
      $display("error , there are some thing not correctl");
      $stop;
55
     - end
56
      #10;
57
       A tb=1;B tb=4;opcode tb=00;Y expected=7'b1011011;
58
59
    if ( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
60
      $display("error , there are some thing not correctl");
61
      $stop;
62
     - end
      #10;
63
64
       A_tb=2;B_tb=4;Y_expected=7'b10111111;
65
      #5;
66
    if ( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
67
      $display("error , there are some thing not correctl");
68
      $stop;
69
     - end
```

```
70
       #10;
 71
        A tb=6;B tb=1;Y expected=7'b1110000;
 72
       #5;
      if ( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
 73
 74
       $display("error , there are some thing not correctl");
 75
       $stop;
 7.6
      - end
 77
       #10;
 78
        A tb=6;B tb=2;Y expected=7'b11111111;
       #5;
 80
     if( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
 81
       $display("error , there are some thing not correctl");
 82
       $stop;
 83
      - end
 84
       #10;
 85
        A_tb=6;B_tb=3;Y_expected=7'b1111011;
 86
       #5;
 87
     if ( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
 88
       $display("error , there are some thing not correctl");
 89
       $stop;
 90
      end
 91
       #10;
 92
        A tb=4'hA;B tb=0;Y expected=7'b1110111;
 93
     if ( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
 95
       $display("error , there are some thing not correctl");
 96
       $stop;
 97
      end
 98
       #10;
 99
        A_tb=4'hA;B_tb=1;Y_expected=7'b0011111;
100
101
      if ( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
       $display("error , there are some thing not correctl");
102
103
       $stop;
104
      - end
105
       #10;
106
        A_tb=4'hA;B_tb=2;Y_expected=7'b1001110;
107
       #5;
108
     if ( {a_tb,b_tb,c_tb,d_tb,e_tb,f_tb,g_tb} != Y_expected) begin
109
       $display("error , there are some thing not correctl");
110
       $stop;
111
      - end
```



```
VSIM 11> run -all
# A_tb=0000, B_tb=0000, opcode_tb=00, enable_tb=1, Y_expected=1111110, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1111110
# A_tb=0011, B_tb=0010, opcode_tb=10, enable_tb=1, Y_expected=0110000, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=0110000
# A_tb=0010, B_tb=0010, opcode_tb=01, enable_tb=1, Y_expected=1101101, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1101101
# A_tb=0010, B_tb=0001, opcode_tb=00, enable_tb=1, Y_expected=1111001, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1111001
# A_tb=0000, B_tb=0100, opcode tb=11, enable_tb=1, Y_expected=0110011, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=0110011
# A_tb=0001, B_tb=0100, opcode_tb=00, enable_tb=1, Y_expected=1011011, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1011011
# A_tb=0010, B_tb=0100, opcode_tb=00, enable_tb=1, Y_expected=1011111, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1011111
# A_tb=0110, B_tb=0001, opcode_tb=00, enable_tb=1, Y_expected=1110000, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1110000
# A_tb=0110, B_tb=0010, opcode_tb=00, enable_tb=1, Y_expected=1111111, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1111111
# A_tb=0110, B_tb=0011, opcode_tb=00, enable_tb=1, Y_expected=1111011, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1111011
# A_tb=1010, B_tb=0000, opcode_tb=00, enable_tb=1, Y_expected=1110111, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1110111
# A_tb=1010, B_tb=0001, opcode_tb=00, enable_tb=1, Y_expected=0011111, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=0011111
# A_tb=1010, B_tb=0010, opcode_tb=00, enable_tb=1, Y_expected=1001110, {a_tb, b_tb, o_tb, d_tb, e_tb, f_tb, g_tb}=1001110
# A_tb=1010, B_tb=0011, opcode_tb=00, enable_tb=1, Y_expected=0111101, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=0111101
# A_tb=1100, B_tb=0010, opcode_tb=00, enable_tb=1, Y_expected=1001111, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1001111
# A_tb=1011, B_tb=0100, opcode_tb=00, enable_tb=1, Y_expected=1000111, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=1000111
# A_tb=1011, B_tb=0100, opcode_tb=00, enable_tb=0, Y_expected=0000000, {a_tb, b_tb, c_tb, d_tb, e_tb, f_tb, g_tb}=0000000
                   : C:/questasim64 2021.1/examples/SEVEN SEGMNET tb.v(141)
# ** Note: $stop
    Time: 255 ns Iteration: 0 Instance: /SEVEN_SEGMENT_tb
# Break in Module SEVEN SEGMENT tb at C:/questasim64 2021.1/examples/SEVEN SEGMNET tb.v line 141
```

