

1)

C:/questasim64_2021.1/examples/LOGICCIRCUIT.v (/Logiccircuit) - Default


Ln#	
1	module Logiccircuit(A,out);
2	input [3:0]A;
3	output out;
4	assign out =(A[2]&(!A[3])) (A[0]&A[1]&(!A[3]));
5	endmodule
6	

Wave - Default


	Msgs	
/Logiccircuit/A	4'h2	0 1 2 3 4 5 6 7
/Logiccircuit/out	1'h0	


Wave - Default

	Msgs	
/Logiccircuit/A	4'h5	0 1 2 3 4 5 6 7
/Logiccircuit/out	1'h1	




2)





3)



4)

C:/questasim64_2021.1/examples/Prime_Number.v (/Prime_Number) - Default

Ln#

1

2

3

4

5

6

module Prime_Number(A,out);

input [2:0]A;

output out;

assign out = (A[1] & (!A[2])) | (A[0] & A[2]);

endmodule

Wave - Default

+

/Prime_Number/A

3'h6

+

/Prime_Number/out

1'h0

Msgs

2

0

3

1

4

5

7

6

Wave - Default

+

/Prime_Number/A

3'h5

+

/Prime_Number/out

1'h1

Msgs

2

0

3

1

4

5

7

6

Wave - Default

+

/Prime_Number/A

3'h1

+

/Prime_Number/out

1'h0

Msgs

2

0

3

1

4

5

7

6

5)

