1)Logic circuit with Mux







2) Implement 4-bit adder using addition operator

C:/questasim64_2021.1/examples/SecondCode.v (/HALFAdder_4bit) - Default

```
Ln#
1   module HALFAdder_4bit(A,B,C);
2   input [3:0]A,B;
3   output [3:0]C;
4   assign C=A+B;
5   endmodule
6
```





3) Implement 2-to-4 Decoder using conditional operator





4) Implement an even parity generator module.

C:/questasim64_2021.1/examples/FOURTH_CODE.v (/even_parity) - Default

```
Ln#
1  module even_parity(A,out_with_parity);
2  input [7:0]A;
3  output [8:0]out_with_parity;
4  wire even_parity;
5  assign even_parity =^A;
6  assign out_with_parity={even_parity,A};
7  endmodule
8
```





5) Implement a comparator

C:/questasim64_2021.1/examples/FIVE_CODE.v (/comparator) - Default

```
Ln#
1  module comparator(A,B,A_graeterthan_B,A_equals_B,A_lessthan_B);
2  input [3:0]A;
3  input [3:0]B;
4  output A_graeterthan_B,A_equals_B,A_lessthan_B;
5  assign A_graeterthan_B=(A>B)?1'b1:1'b0;
6  assign A_equals_B=(A==B)?1'b1:1'b0;
7  assign A_lessthan_B=(A<B)?1'b1:1'b0;
8  endmodule
9
```


Wave - Default
Msgs
/comparator/A
/comparator/B
/comparator/A_gra...
/comparator/A_equ...
/comparator/A_less...
4'hx
4'hx
1'hx
1'hx
1'hx
f
8
5
0
9
f
5
0


Wave - Default
Msgs
/comparator/A
/comparator/B
/comparator/A_gra...
/comparator/A_equ...
/comparator/A_less...
4'h5
4'h5
1'h0
1'h1
1'h0
f
8
5
0
9
f
5
0


Wave - Default
Msgs
/comparator/A
/comparator/B
/comparator/A_gra...
/comparator/A_equ...
/comparator/A_less...
4'h8
4'hf
1'h0
1'h0
1'h1
f
8
5
0
9
f
5
0


Wave - Default
Msgs
/comparator/A
/comparator/B
/comparator/A_gra...
/comparator/A_equ...
/comparator/A_less...
4'hf
4'h9
1'h1
1'h0
1'h0
f
8
5
0
9
f
5
0