SPI_PROJECT (SPI SLAVE WITH SINGLE PORT RAM)

Submitted By:

- o Mahmoud Badry Mahmoud Ahmed
- Ahmed Khaled Marzouk
- o Ismail Galal Mohamed

Submitted To:

Eng. Kareem Wessam

Contents

	Su	bmitted By:	1
	0	Mahmoud Badry Mahmoud Ahmed	1
	0	Ahmed Khaled Marzouk	1
	0	Ismail Galal Mohamed	1
	Su	bmitted To:	1
1.		Design Flow	3
	a.	RAM Code	3
	b.	SPI Code	4
	c.	Wrapper Code	8
2.	,	Verification Flow	8
	a.	Verification plan	8
	0	Reset functionality	9
	0	Write address state (11001100 location)	9
	0	End communication (SS_n =1)	9
	0	Write data state (11001100 data written)	9
	0	End communication (SS_n =1)	9
	0	Read address state (11001100 location same address of write state)	9
	0	End communication (SS_n =1)	9
	0	Read data state (11001100 are data redden which was same data have written)	9
	b.	Test bench code	9
	c.	Waveforms	13
3.		Synthesis and Implementation Flow	17
	a.	Constrain file	17
	b.	Synthesis Flow for encodings used	18
	-	Gray Encoding	18
	-	One_Hot Encoding	20
	-	Sequential Encoding	22
	-	Debugging core added	30
	-	Messages Tab showing no critical warnings or errors	30

1. Design Flow

a. RAM Code

```
1 module ram (din,dout,rx,tx,clk,rst_n);
            parameter MEM_DEPTH = 256;
            parameter ADDER SIZE =8;
            input [ADDER_SIZE+1:0] din;
            output reg [ADDER_SIZE-1:0] dout;
6
            input rx,clk,rst_n;
            output reg tx;
            reg [ADDER_SIZE-1:0] mem [MEM_DEPTH-1:0];
8
9
            reg [ADDER_SIZE-1:0] internal_addr;
10
11
            always @(posedge clk ) begin
12
            if (~rst_n)
            dout <=0;
13
            else begin
                if (din[9:8] == 2'b00 && rx== 1)begin
15
                    internal_addr <= din[7:0];</pre>
16
                    tx =0;
17
18
                end
                else if (din[9:8] == 2'b10 && rx== 1)begin
19
20
                    internal addr <= din[7:0];</pre>
21
                    tx =0;
                end
22
                else if (din[9:8] == 2'b01 && rx== 1)begin
```

```
24
                     mem[internal_addr] <= din[7:0];
25
                     tx = 0;
26
                 else if (din[9:8] == 2'b11 && rx== 1)begin
                     dout <= mem[internal_addr];</pre>
28
29
                     tx =1;
30
31
32
                     tx=0;
             end
34
```

b.SPI Code

```
module SPI_FSM_module(MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
                               = 3'b000;
        parameter IDLE
        parameter CHK_CMD
                               = 3'b001;
                               = 3'b010;
       parameter WRITE
        parameter READ ADD
                               = 3'b011;
        parameter READ_DATA
                              = 3'b100;
10
        input MOSI,SS_n,clk,rst_n,tx_valid;
        input [7:0]tx_data;
        output reg[9:0]rx_data;
        output reg MISO;
        output reg rx_valid;
15
        (* fsm_encoding = "gray" *)
        reg [2:0] cs,ns; //cs-> current state, ns-> next state
        integer READ_FLAG = 0;
20
21
        integer counter_convert = 10;
```

```
-@ Everage 1 7 progent 1 -2 sugge source code (C) Licih
         always@(*)begin
          case (cs)
                IDLE:
   29
                    if(SS_n)
   30
                      ns = IDLE;
                       ns = CHK_CMD;
         CHK_CMD:
   34
                    if(SS_n)
                       ns = IDLE;
                    else begin
   36
                       if(MOSI)begin
                           if(READ_FLAG == 0)
   38
   39
                           ns = READ_ADD;
   40
                       ns = READ_DATA;
   42
   44
                          ns = WRITE;
                  end
                 WRITE:
   46
              if(SS n)
```

```
48
                          ns = IDLE;
49
                      else
50
                          ns = WRITE;
51
                 READ ADD:
52
                      if(SS_n)
53
                          ns = IDLE;
54
                      else
                          ns = READ ADD;
55
                 READ DATA:
56
57
                      if(SS_n)
                          ns = IDLE;
58
59
                      else
60
                          ns = READ DATA;
61
                 default : ns = IDLE;
62
        endcase
63
         end
64
```

```
66
       always@(posedge clk)begin
          if(!rst_n)begin
              cs <= IDLE;
69
              READ_FLAG <= 0;
              cs <= ns;
       always@(posedge clk )begin
          case (cs)
              IDLE:begin
                  counter_convert <= 9;</pre>
80
81
              CHK_CMD:begin rx_valid <= 0; //data is unavailable</pre>
                       rx_data[counter_convert] <= MOSI; //convert serial to parallel (MSB)</pre>
              WRITE:begin
85
                     rx_data[counter_convert-1] <= MOSI; //convert serial to parallel</pre>
                     counter_convert <= counter_convert - 1;</pre>
```

```
88
                           if ( counter_convert == 0)
                            rx_valid <= 1; //data is available
 89
 90
                  READ_ADD:begin
 92
 93
                           rx_data[counter_convert-1] <= MOSI; //convert serial to parallel</pre>
 94
                           counter_convert <= counter_convert - 1;</pre>
 95
                        if ( counter_convert == 0) begin
 96
                          rx_valid <= 1; //data is available</pre>
                          READ_FLAG <= 1; //go to read data state</pre>
 98
 99
                        end
100
```

c. Wrapper Code

```
module Wrapper_module(MOSI,MISO,SS_n,clk,rst_n);
 2
 3
        input MOSI,SS_n,clk,rst_n;
        output MISO;
 4
 6
        wire [9:0]rx data;
        wire rx_valid,tx_valid;
        wire [7:0]tx_data;
 9
10
11
        //Instantiations modules
12
        ram M1(rx_data,tx_data,rx_valid,tx_valid,clk,rst_n);
13
        SPI_FSM_module M2(MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data
14
            ,tx_valid);
15
    endmodule
16
```

2. Verification Flow

a. Verification plan

Our verification plan is directed and since we didn't initialize the ram, we will verify the following cases:

- Reset functionality
- Write address state (11001100 location)
- End communication (SS_n = 1)
- Write data state (11001100 data written)
- End communication (SS_n = 1)
- Read address state (11001100 location same address of write state)
- End communication (SS_n =1)
- Read data state (11001100 are data redden which was same data have written)

b. Test bench code

```
module Wrapper tb();
 2
        reg MOSI,SS_n,clk,rst_n;
 4
        wire MISO;
        integer i;
 6
        Wrapper_module DUT(MOSI,MISO,SS_n,clk,rst_n);
 8
 9
        initial begin
10
11
            clk = 0;
12
            repeat (150)
13
                #1 clk = ~clk;
14
        end
15
16
17
        initial begin
18
            rst n = 0; //enable reset
19
            SS_n = 0; //start communication
20
            @(negedge clk);
21
            rst n = 1;
22
            for(i = 0;i<50;i = i+1)begin
23
                MOSI = 0;
                SS n = 0; //start communication (CHK state 1 clk)
24
                @(negedge clk);
```

```
MOSI = 0; //write addr state (10 clk)
               @(negedge clk);
               MOSI = 0;
               @(negedge clk);
               MOSI = 1;
30
               @(negedge clk);
               MOSI = 1;
               @(negedge clk);
               MOSI = 0;
               @(negedge clk);
               MOSI = 0;
               @(negedge clk);
               MOSI = 1;
38
39
               @(negedge clk);
               MOSI = 1;
40
               @(negedge clk);
               MOSI = 0;
42
               @(negedge clk);
               MOSI = 0;
44
               @(negedge clk);
46
               SS_n = 1; //end communication (IDEL state)
47
               @(negedge clk); $stop;
               SS_n = 0; //start communication (CHK state 1 clk)
49
               MOSI = 0;
```

```
@(negedge clk);
                MOSI = 0; //write data state (10 clk)
                @(negedge clk);
                MOSI = 1;
                @(negedge clk);
                MOSI = 1;
                @(negedge clk);
57
                MOSI = 1;
                @(negedge clk);
                MOSI = 0;
60
                @(negedge clk);
                MOSI = 0;
62
                @(negedge clk);
                MOSI = 1;
64
                @(negedge clk);
                MOSI = 1;
                @(negedge clk);
67
                MOSI = 0;
69
                @(negedge clk);
                MOSI = 0;
                @(negedge clk);
71
                SS_n = 1; //end communication
                @(negedge clk); $stop;
                SS_n = 0;
```


```
MOSI = 1;
                @(negedge clk);
                MOSI = 1; //read addr state (same location @ which we
                @(negedge clk);
80
                MOSI = 0;
                @(negedge clk);
                MOSI = 1;
82
                @(negedge clk);
83
                MOSI = 1;
84
                @(negedge clk);
85
                MOSI = 0;
86
87
                @(negedge clk);
88
                MOSI = 0;
                @(negedge clk);
89
                MOSI = 1;
90
                @(negedge clk);
91
                MOSI = 1;
                @(negedge clk);
                MOSI = 0;
94
                @(negedge clk);
96
                MOSI = 0;
                @(negedge clk);
                SS_n = 1;
98
                @(negedge clk); $stop;
```


```
102
                 SS_n = 0;
                 MOSI = 1;
                 @(negedge clk);
104
105
                 MOSI = 1; //read data state (same data which we have
                 @(negedge clk);
106
                 MOSI = 1;
107
                 @(negedge clk);
108
                 MOSI = 1;
109
110
                 @(negedge clk);
                 MOSI = 1;
                 @(negedge clk);
                 MOSI = 0;
114
                 @(negedge clk);
                 MOSI = 0;
                 @(negedge clk);
116
                 MOSI = 1;
118
                 @(negedge clk);
                 MOSI = 1;
119
120
                 @(negedge clk);
                 MOSI = 0;
                 @(negedge clk);
122
                 MOSI = 0;
124
                 @(negedge clk);
                 MOSI = 0;
```


```
@(negedge clk);
126
127
128
                 MOSI = 1;
                 @(negedge clk);
129
                 MOSI = 1;
130
                 @(negedge clk);
131
132
                 MOSI = 1;
                 @(negedge clk);
133
134
                 MOSI = 1;
                 @(negedge clk);
135
                 MOSI = 0;
136
                 @(negedge clk);
137
                 MOSI = 0;
138
                 @(negedge clk);
139
                 MOSI = 1;
140
                 @(negedge clk);
141
                 MOSI = 1;
142
                 @(negedge clk);
143
                 MOSI = 0;
144
                 @(negedge clk);
145
                 SS_n = 1;
146
                 @(negedge clk);
147
             end
148
         end
149
     endmodule
150
```

c. Waveforms









Notice that in the upper snippets we receive on MISO port the same pattern we have sent before (11001100).

3. Synthesis and Implementation Flow

a. Constrain file

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33}
[get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000}
5.000} -add [get_ports clk]


## Switches
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33}
[get_ports rst_n]
set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33}
[get_ports SS_n]
set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33}
[get_ports MOSI]

## LEDs
set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33}
[get_ports MOSI]
```

The snippets above shows the constrain file modifications in order to set input, outputs and clks.


b. Synthesis Flow for encodings used

- Gray Encoding




Synthesis Schematic

Synthesis report showing encoding used




Timing report



Schematic Showing Critical Path

- One_Hot Encoding




Synthesis Schematic



Synthesis report showing encoding used


esign Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	4.830 ns	Worst Hold Slack (WHS):	0.074 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	154	Total Number of Endpoints:	154	Total Number of Endpoints:	62

Timing report



Schematic Showing Critical Path

- Sequential Encoding




Synthesis Schematic

Synthesis report showing encoding used

tup		Hold		Pulse Width	
Worst Negative Slack (WNS):	4.824 ns	Worst Hold Slack (WHS):	0.074 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	152	Total Number of Endpoints:	152	Total Number of Endpoints:	60


Timing report




Schematic Showing Critical Path

C. Implementation Flows for Encoding Used

- Gray Encoding



Device Implementation




Utilization Report

Design Timing Summary


etup		Hold		Pulse Width		
Worst Negative Slack (WNS):	5.150 ns	Worst Hold Slack (WHS):	0.077 ns	Worst Pulse Width Slack (WPWS):	4.500 ns	
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns	
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	
Total Number of Endpoints:	152	Total Number of Endpoints:	152	Total Number of Endpoints:	60	

Timing Report

- One_Hot Encoding



Device Implementation




Utilization Report

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	4.347 ns	Worst Hold Slack (WHS):	0.080 ns	Worst Pulse Width Slack (WPWS):	4.500 n
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 r
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	154	Total Number of Endpoints:	154	Total Number of Endpoints:	62

Timing Report

- Sequential Encoding



Device Implementation

Name 1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N Wrapper_module	85	57	1	28	85	49	0.5	5	1
I M1 (ram)	3	9	1	3	3	0	0.5	0	0
■ M2 (SPI_FSM_module)	82	48	0	28	82	47	0	0	0

Utilization Report


Setup		Hold		Pulse Width		
Worst Negative Slack (WNS):	Worst Negative Slack (WNS): 4.968 ns		0.080 ns	Worst Pulse Width Slack (WPWS):	4.500 ns	
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns	
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	
Total Number of Endpoints:	152	Total Number of Endpoints:	152	Total Number of Endpoints:	60	

All user specified timing constraints are met.


Timing Report

After comparing timing reports, seeing that gray encoding has the highest setup/hold slack after implementation, proceeding in adding debugging core.

Debugging core added



- Messages Tab showing no critical warnings or errors



Bitstream Generation

