DSP Mini Project

Codes:

Reg_Mux_module(lower module)

```
//MUX with FlipFlop
module reg_mux(data,clk,en_clk,rst,block_out);
    parameter INPUT_SIZE = 18;
    parameter USE_REG = 0; //0:No register(combination), 1: Sequential(Pipeline)
    parameter RSTTYPE = "SYNC";
    //Input & Output Ports
    input [INPUT_SIZE-1:0]data;
    input clk,en_clk,rst;
    output [INPUT_SIZE-1:0]block_out;
    //Internal signals
    reg [INPUT_SIZE-1:0]data_reg;
    /************Sequential*********/
    generate
        if(RSTTYPE == "ASYNC")begin
          //ASYNC
          always@(posedge clk or posedge rst)begin
            if (rst)begin
              data_reg <= 0;</pre>
            else begin
              if(en_clk)
                data_reg <= data;</pre>
          end
        else begin
          //sync
          always@(posedge clk)begin
            if (rst)begin
              data_reg <= 0;</pre>
```

```
end
else begin
    if(en_clk)
        data_reg <= data;
    end
    end
    end
end
end
endsenerate

//Final output based on USE_REG parameter
assign block_out = (USE_REG) ? data_reg : data;
endmodule</pre>
```

DPS Module(Top module)

```
module
DSP_module(A,B,C,D,CARRYIN,M,P,CARRYOUT,CARRYOUTF,CLK,OPMODE,CEA,CEB,CEC,CECARRYI
N,CED,CEM,CEOPMODE,CEP,
           RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP, BCOUT, PCIN, PCOUT, BC
IN);
                     parameters
    /**these values define the number of pipeline registers in the A and B input
paths**/
    parameter AOREG = 0;
    parameter A1REG = 1;
    parameter BOREG = 0;
    parameter B1REG = 1;
    /** defines the number of pipeline stages**/
    parameter CREG = 1;
    parameter DREG = 1;
    parameter MREG = 1;
    parameter PREG = 1;
    parameter CARRYINREG = 1;
    parameter CARRYOUTREG = 1;
```

```
parameter OPMODEREG = 1;
   /*The CARRYINSEL attribute is used in the carry cascade input,
    either the CARRYIN input will be considered or the value of opcode[5]*/
   //This attribute can be set to the string CARRYIN or OPMODE5.
   //Tie the output of the mux to 0 if none of these string values exist.
   parameter CARRYINSEL = "OPMODE5";
   /*This attribute can be set to the string DIRECT or CASCADE*/
   /*CASCADE -> (BCIN)*/
   /*Tie the output of the mux to 0 if none of these string values exist*/
   parameter B INPUT = "DIRECT";
   // parameter B INPUT = "CASCADE";
   /*This attribute can be set to ASYNC or SYNC*/
   parameter RSTTYPE = "SYNC";
                    Data Ports
   //Input Ports
   input [17:0]A;
   input [17:0]B;
   input [47:0]C;
   input [17:0]D;
   input CARRYIN;
   input [17:0]BCIN;
   //Control Input Ports
   input CLK;
   input [7:0]OPMODE;
   //clock enable input ports
   input CEA; /*Clock enable for the A port registers: (AOREG & A1REG)*/
   input CEB; /*Clock enable for the B port registers: (BOREG & B1REG)*/
   input CEC; /*Clock enable for the C port registers (CREG)*/
                      /*Clock enable for the carry-in register (CYI) and the
   input CECARRYIN;
carry-out register (CYO)*/
   input CED; /*Clock enable for the D port register (DREG)*/
   input CEM; /*Clock enable for the multiplier register (MREG)*/
   input CEOPMODE; /*Clock enable for the opmode register (OPMODEREG)*/
   input CEP; /*Clock enable for the P output port registers (PREG = 1)*/
   //Reset Input Ports
```

```
input RSTA; /*Reset for the A registers: (A0REG & A1REG)*/
    input RSTB; /*Reset for the B registers: (BOREG & B1REG)*/
    input RSTC; /*Reset for the C registers (CREG)*/
    input RSTCARRYIN; /*Reset for the carry-in register (CYI) and the carry-out
register (CYO)*/
    input RSTD; /*Reset for the D register (DREG)*/
    input RSTM; /*Reset for the multiplier register (MREG)*/
    input RSTOPMODE; /*Reset for the opmode register (OPMODEREG)*/
    input RSTP; /*Reset for the P output registers (PREG = 1)*/
    //Cascade Ports
    /*Inputs*/
    input [47:0]PCIN; /*Cascade input for Port P*/
    /*outputs*/
    output [47:0]PCOUT; /*Cascade output for Port P*/
    output [17:0]BCOUT; /*Cascade output for Port B*/
    //output ports
    output [47:0]P;
   output [35:0]M;
    output CARRYOUT;
    output CARRYOUTF;
                         Modules Instantiations
    //Instantiation 1st stage
    wire [17:0]dwire,bwire0,bwire1,awire0,awire1;
    wire [47:0]cwire;
    reg mux
#(.USE_REG(DREG)) D_REG(.data(D),.clk(CLK),.en_clk(CED),.rst(RSTD),.block_out(dw
ire));
    reg mux #(.USE REG(A0REG))
A0 REG(.data(A),.clk(CLK),.en clk(CEA),.rst(RSTA),.block out(awire0));
    reg_mux #(.USE_REG(CREG),.INPUT_SIZE(48))
C_REG(.data(C),.clk(CLK),.en_clk(CEC),.rst(RSTC),.block_out(cwire));
    //For B Input
    assign bwire0 = (B_INPUT == "DIRECT") ? B : BCIN;
    reg mux #(.USE REG(B0REG))
B0_REG(.data(bwire0),.clk(CLK),.en_clk(CEB),.rst(RSTB),.block_out(bwire1));
    //Instantiation 2nd stage
    wire [17:0]pre_add_sub_out,bd_mux_out,bwire2;
   wire [7:0]opmodewire;
```

```
reg mux #(.USE REG(OPMODEREG),.INPUT SIZE(8))
OPMODE REG(.data(OPMODE),.clk(CLK),.en clk(CEOPMODE),.rst(RSTOPMODE),.block out(o
pmodewire));
    assign pre add sub out = opmodewire[6] ? (dwire-bwire1): (dwire+bwire1);
    assign bd_mux_out = opmodewire[4] ? pre_add_sub_out : bwire1;
    reg mux #(.USE REG(B1REG))
B1 REG(.data(bd mux out),.clk(CLK),.en clk(CEB),.rst(RSTB),.block out(bwire2));
    reg_mux #(.USE_REG(A1REG))
A1 REG(.data(awire0),.clk(CLK),.en clk(CEA),.rst(RSTA),.block out(awire1));
    wire [35:0]multiplier_out,mreg_out;
    assign multiplier_out = bwire2 * awire1;
    reg mux #(.USE REG(MREG),.INPUT SIZE(36))
M_REG(.data(multiplier_out),.clk(CLK),.en_clk(CEM),.rst(RSTM),.block_out(mreg_out
));
    /*For carry cascade*/
    wire carrywire0, carrywire1;
    /**Generate if condition used with constant expression only(Parameters)*/
    generate
        if(CARRYINSEL=="OPMODE5")
            assign carrywire0 = opmodewire[5];
        else if(CARRYINSEL == "CARRYIN")
            assign carrywire0 = CARRYIN;
        else
            assign carrywire0 = 0;
    endgenerate
    reg mux #(.USE REG(CARRYINREG),.INPUT SIZE(1))
CYI_REG(.data(carrywire0),.clk(CLK),.en_clk(CECARRYIN),.rst(RSTCARRYIN),.block_ou
t(carrywire1));
    //X Z multiplexers
    wire [47:0]xmulti out,zmulti out;
    assign xmulti out = (opmodewire[1:0]== 0) ? 0 : (opmodewire[1:0]== 1) ?
mreg_out : (opmodewire[1:0]== 2 && PREG) ? P : {D[11:0],A[17:0],B[17:0]};
    assign zmulti_out = (opmodewire[3:2]== 0) ? 0 : (opmodewire[3:2]== 1) ? PCIN
: (opmodewire[3:2]== 2 && PREG) ? P : cwire;
    //Post adder/substractor
    wire [48:0]temp out;
    wire [47:0]post_add_sub_out;
    wire carryoutwire;
```

```
assign temp_out = (opmodewire[7]) ? (zmulti_out - (xmulti_out + carrywire1))
: (zmulti out + xmulti out + carrywire1);
    assign carryoutwire = temp_out[0];
    //check if the carryin(carrywire0) equal 1, then decrement 1 from the temp and
store it in (post_add_sub_out)
    assign post_add_sub_out = (carrywire0)? temp_out - 1 : temp_out;
                               Outputs
    //carry out cascade
    reg_mux #(.USE_REG(CARRYOUTREG),.INPUT_SIZE(1))
CYO_REG(.data(carryoutwire),.clk(CLK),.en_clk(CECARRYIN),.rst(RSTCARRYIN),.block_
out(CARRYOUT));
   //CARRYOUTF
   assign CARRYOUTF = CARRYOUT;
    //P (final output)
    reg mux #(.USE REG(PREG),.INPUT SIZE(48))
P_REG(.data(post_add_sub_out),.clk(CLK),.en_clk(CEP),.rst(RSTP),.block_out(P));
    assign PCOUT = (PREG) ? P : post add sub out;
    //BCOUT
    assign BCOUT = bwire2;
    assign M = mreg_out;
endmodule
```

Test Bench:

```
module DSP_tb();
   //Signals Declairation
   reg [17:0]A,B,D;
   reg [47:0]C;
   reg [17:0]BCIN;
   reg [7:0]OPMODE;
   reg RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;
   reg [47:0]PCIN;
   reg CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP;
```

```
reg CARRYIN,CLK;
    wire [17:0]BCOUT;
    wire [47:0]PCOUT,P;
    wire [35:0]M;
    wire CARRYOUT, CARRYOUTF;
    //Clock genneration
    initial begin
      CLK = 0;
      forever
        #1 CLK = \sim CLK;
    end
    //Module instantiations
    DSP module
    #(.AOREG(1),.BOREG(1),.A1REG(1), .B1REG(1), .CREG(1), .DREG(1), .MREG(1),
.PREG(1), .CARRYINREG(0), .CARRYOUTREG(0), .OPMODEREG(0))
    DUT(.A(A),.B(B),.C(C),.D(D),.CARRYIN(CARRYIN),.M(M),.P(P),
        .CARRYOUT(CARRYOUT),.CARRYOUTF(CARRYOUTF),.CLK(CLK),
        .OPMODE(OPMODE),.CEA(CEA),.CEB(CEB),.CEC(CEC),
        .CECARRYIN(CECARRYIN),.CED(CED),.CEM(CEM),.CEOPMODE(CEOPMODE),
        .CEP(CEP),.RSTA(RSTA),.RSTB(RSTB),.RSTC(RSTC),.RSTCARRYIN(RSTCARRYIN),
        .RSTD(RSTD),.RSTM(RSTM),.RSTOPMODE(RSTOPMODE),.RSTP(RSTP),.BCOUT(BCOUT),
        .PCIN(PCIN),.PCOUT(PCOUT),.BCIN(BCIN));
    initial begin
        //Enable reset
        RSTA =1;RSTB =1;RSTC =1;RSTCARRYIN= 1;RSTD =1;RSTM =1;RSTOPMODE =1;RSTP
=1;
        CEA = 0;CEB = 0;CEC = 0;CECARRYIN = 0;CED = 0;CEM = 0;CEOPMODE = 0;CEP =
0;
        CARRYIN = 1'b0;
        OPMODE = 8'b0;
        BCIN = 18'd0;
        PCIN = 48'd0;
        A = 18'd0; B = 18'd0; C = 48'd0; D = 18'd0;
        // @(posedge CLK);
        @(negedge CLK);
        //Disable reset and enable clk
        RSTA =0;RSTB =0;RSTC =0;RSTCARRYIN= 0;RSTD =0;RSTM =0;RSTOPMODE =0;RSTP
```

```
CEA = 1;CEB = 1;CEC = 1;CECARRYIN = 1;CED = 1;CEM = 1;CEOPMODE = 1;CEP =
1;
       //P = 700 -> Binput = "Direct" , P = 1100 -> Binput = "Cascaded"
       A = 18'd20; B = 18'd30; C = 48'd300; D = 18'd50;
       CARRYIN = 1'b0;
       OPMODE = 8'b01111101;
       BCIN = 18'd10;
       PCIN = 48'd1000;
       repeat(2)@(negedge CLK); //at least one clock to appear 700
       // P = 1900 ->Binput = "Direct"
       CARRYIN = 1'b0;
       OPMODE = 8'b00011101; //carryin = 0
       BCIN = 18'd10;
       PCIN = 48'd1000;
        repeat(3)@(negedge CLK);
        // P = 2600 ->Binput = "Direct"
       CARRYIN = 1'b0;
       OPMODE = 8'b00110101;  //opmode [3:2] = 1 >> PCIN
        BCIN = 18'd10;
       PCIN = 48'd1000;
       repeat(3)@(negedge CLK);
```

```
// P = 1000 ->Binput = "Direct"
        CARRYIN = 1'b0;
        OPMODE = 8'b10010100; //opmode [1:0] = 1 >> P = Z
        BCIN = 18'd10;
        PCIN = 48'd1000;
        repeat(3)@(negedge CLK);
        $stop;
    initial begin
        // @(posedge CLK);
        $monitor("Opmode =%b,P = %0d,Pcout = %0d,Bcout = %0d,M =
%0d",OPMODE,P,PCOUT,BCOUT,M);
```


Do File:

vlib work

vlog reg_mux.v DSP_module.v DSP_tb.v vsim -voptargs=+acc work.DSP_tb add wave * run -all #quit -sim


Questasim waveform:

No Pipeline and RSTTYPE is "SYNC"




```
# Loading work.reg_mux(fast__2)
# Loading work.reg_mux(fast__3)
# Loading work.reg_mux(fast__4)
# Opmode =000000000,P = 0,Pcout = 0,Bcout = 0,M = 0
# Opmode =01111101,P = 700,Pcout = 700,Bcout = 20,M = 400
# Opmode =0001101,P = 1900,Pcout = 1900,Bcout = 80,M = 1600
# Opmode =00110101,P = 2600,Pcout = 2600,Bcout = 80,M = 1600
# ** Note: $stop : DSP_tb.v(85)
# Time: 8 ns Iteration: 1 Instance: /DSP_tb
# Break in Module DSP_tb at DSP_tb.v line 85
```

Simulation with Pipelining:




Vivado:


Elaboration:




Schematic zoom in:




Message tap:




Synthesis:




Schematic zoom in:




Message tap:



Utilization report:



Timing report:




Implementation:


Device:




Message Tap:



Utilization report:



Timing report:



Constraints file:

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal
names in the project

## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]
```