SV synchronous FIFO project

Name: Ahmed Marzouk

Verification plan:

	U			_
Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
almostfull_p	when the reset deasserted and count is equal FIFO_DEPTH - 1,the almostfull flag is asserted	concurrent assert		concurrent assertion to check for the almostfull flag functionality
property full_p	when the reset deasserted and write enable is high and count is lower than FIFO_DEPTH,the full flag is asserted	concurrent assert	-	concurrent assertion to check for the full flag functionality
empty_p	when the reset deasserted and read enable is high and count is equal to 0 the empty flag is asserted	concurrent assert		concurrent assertion to check for the empty flag functionality
almostempty_p	when the reset deasserted and count is equal 1,the almostempty flag is asserted	concurrent assert		concurrent assertion to check for the almostempty flag functionality
overflow_p	when the reset deasserted and write enable is high and the full flag is asserted then the overflag flag is asserted	concurrent assert		concurrent assertion to check for the overflag flag functionality
underflow_p	when the reset deasserted and read enable is high and the empty flag is asserted then the underflag flag is asserted	concurrent assert		concurrent assertion to check for the underflow flag functionality
wr_ack_p	when the reset deasserted and write enable is high and the full flag is not asserted then the wr_ack flag is asserted	concurrent assert		concurrent assertion to check for the wr_ack flag functionality
inc_count_p	when the reset deasserted and write enable is high and the full flag is not asserted then the wr_ack flag is	concurrent assert		concurrent assertion to check for the count varaible functionality
dec_count_p	when the reset deasserted and write enable is high and the full flag is not asserted then the wr_ack flag is	concurrent assert		concurrent assertion to check for the count varaible functionality
always_comb	cuz the rst is asynch. Signal so we must use always comb to chech the variables count and wr_ptr and rd_ptr	immediate assert		immediate assertion to check for the functionality of the var count and the pointers using assert final when the reset signal is asserted
Data_out_ref	to calculate the expected data_out	Directed		using the golden model (ref model) caculated in the scoreboard package

Design bugs:

- Almostfull flag must be (count == FIFO_DEPTH -1)
 instead of (count == FIFO_DEPTH -2)
- Underflow signal is a sequential output can't be used in assign statement, must be handle it in always block.
- Must handle some cases about the count:
 - 1- when wr_en and rd_en are both to high and full is asserted.

- 2- when wr_en and rd_en are both to high and empty is asserted.
- 3- When wr_en is high and rd_en is low and full is asserted.
- 4- When wr_en is low and rd_en is high and empty is asserted.
- 5- when wr_en and rd_en are both to high and full is deasserted and empty is deasserted.
- If a read and write enables were high and the FIFO was empty, only writing will take place and vice verse if the FIFO was full.

Do file:

```
FIFO Project 〉 ≡ run.do

1 vlib work

2 vlog -f src_files.txt

3 vsim -voptargs=+acc work.FIFO_top -classdebug


4 add wave /FIFO_top/fifo_if/*

5 coverage save FIFO_top.ucdb -onexit

6 run -all
```

Questasim snippets:






Core directives:

Vallic	Language	Lilabica	Log	Count	WITEODI	Limit	weight	CITIPIC 76	Cilibir Arabii	THOUGED	PICHIOLY	Leavinemor à	Leavingillotà title	Controllering Thicans
/FIFO_top/d1/coverdec_count	SVA	1	Off	192	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/d1/coverinc_count_p	SVA	1	Off	345	1	Unli	1	100%		l√	0	0	0 ns	0
/FIFO_top/d1/coverwr_ack_p	SVA	1	Off	345	1	Unli	1	100%		V	0	0	0 ns	0
/FIFO_top/d1/coverunderflow_p	SVA	1	Off	11	1	Unli	1	100%		l √	0	0	0 ns	0
/FIFO_top/d1/coveroverflow_p	SVA	1	Off	337	1	Unli	1	100%		V	0	0	0 ns	0
/FIFO_top/d1/coveralmostempty	. SVA	1	Off	7	1	Unli	1	100%		V	0	0	0 ns	0
/FIFO_top/d1/coverempty_p	SVA	1	Off	3	1	Unli	1	100%		l √	0	0	0 ns	0
/FIFO_top/d1/coveralmostfull_p	SVA	1	Off	35	1	Unli	1	100%		l √	0	0	0 ns	0
/FIFO_top/d1/coverfull_p	SVA	1	Off	227	1	Unli	1	100%		√	0	0	0 ns	0

Cover groups:



Assertions:

1	1									
→ /FIF0_top/d1/assertfull_p	Concurrent	SVA	on	110	1		0B	0B	0 ns	0 off
→ /FIF0 top/d1/assert almostfull p	Concurrent	SVA	on	191	1		OB	OB	0 ns	0 off
→ /FIF0 top/d1/assert empty p	Concurrent	SVA	on	8	1		0B	0B	0 ns	0 off
→ /FIF0 top/d1/assert almostempty p	Concurrent	SVA	on	24	1		OB	0B	0 ns	0 off
<u>→</u> /FIFO_top/d1/assertoverflow_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off
<u>→</u> /FIFO_top/d1/assert_underflow_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off
<u>→</u> /FIFO_top/d1/assert_wr_ack_p	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off
<u>→</u> /FIFO_top/d1/assertinc_count_p	Concurrent	SVA	on	0	1		0B	OB	0 ns	0 off
<u>-</u> -▲ /FIF0_top/d1/assertdec_count	Concurrent	SVA	on	93	1		0B	OB	0 ns	0 off
→ /FIFO_top/d1/co_assert	Immediate	SVA	on	0	1		-			off
<u></u> - <u> </u> /FIFO_top/d1/wr_assert	Immediate	SVA	on	0	1		-			off
→ /FIFO_top/d1/rd_assert	Immediate	SVA	on	0	1		-			off
/FIFO_top/tb1/#ublk#190103636#18/immed19	Immediate	SVA	on	0	1	-	-		-	off

NOTE: there is an issue about timing between the reference model and the design, leads to unsatisfied result in the code coverage.

Transcript:

```
# Pata out = 51328, rer = 53303
# Error !!, Mismatch between expected and calculated
# Data out = 9361,ref = 51328
# Error !!, Mismatch between expected and calculated
# Data out = 9361,ref = 51328
# Error !!, Mismatch between expected and calculated
# Data out = 9361,ref = 51328
# Error !!, Mismatch between expected and calculated
# Data_out = 9361,ref = 51328
# Error !!, Mismatch between expected and calculated
# Data out = 41512,ref = 9361
# Error !!,Mismatch between expected and calculated
# Data_out = 41512,ref = 9361
# Error !!, Mismatch between expected and calculated
# Data out = 41512,ref = 9361
# Error !!, Mismatch between expected and calculated
# Data_out = 11433,ref = 41512
# Error !!, Mismatch between expected and calculated
# Data out = 11433,ref = 41512
# Error !!, Mismatch between expected and calculated
# Data out = 11433,ref = 41512
# Error !!, Mismatch between expected and calculated
# Data out = 11433,ref = 41512
# Error !!,Mismatch between expected and calculated
# Data out = 34954,ref = 11433
# Error !!, Mismatch between expected and calculated
# Data out = 34954,ref = 11433
# Error !!, Mismatch between expected and calculated
# Data out = 34954,ref = 11433
# Error !!, Mismatch between expected and calculated
# Data_out = 34954,ref = 11433
# Error !!, Mismatch between expected and calculated
# Data out = 34954,ref = 11433
# Error !!, Mismatch between expected and calculated
# Data_out = 34954,ref = 11433
# Test Finished, correct count = 55, Error count = 945
# ** Note: $stop : FIF0_monitor.sv(52)
     Time: 2001 ns Iteration: 1 Instance: /FIFO_top/mon
# Break in Module FIFO_monitor at FIFO_monitor.sv line 52
```

Coverage code report: