

ISTANBUL TECHNICAL UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BLG 222E
COMPUTER ORGANIZATION
PROJECT 2 REPORT

CRN : 22599

LECTURER : Prof. Dr. Mustafa Ersel Kamaşak

GROUP MEMBERS:

150220044 : AHMED SAİD GÜLŞEN

150220032 : YAVUZ SELİM KARA

SPRING 2025

Contents

| | | |
|----------|--|-----------|
| 1 | INTRODUCTION [10 points] | 1 |
| 1.1 | TASK DISTRIBUTION | 1 |
| 2 | MATERIALS AND METHODS [40 points] | 1 |
| 2.1 | MAIN STRUCTURE DESIGN | 2 |
| 2.2 | FETCH-DECODE CYCLES DESIGN | 7 |
| 2.3 | EXECUTE DESIGN | 8 |
| 3 | RESULTS [15 points] | 17 |
| 4 | DISCUSSION [25 points] | 20 |
| 5 | CONCLUSION [10 points] | 21 |
| | REFERENCES | 21 |

1 INTRODUCTION [10 points]

The field of computer organization encompasses the study of how computer systems are structured and operate at the hardware level. One fundamental aspect of computer organization is the design and implementation of various components such as registers, register files, arithmetic logic units (ALUs), memory systems, and control units. This project focuses on the design and simulation of a hardwired control unit, building on the components designed in Project 1, using Verilog HDL, a hardware description language commonly used for digital circuit design. The project is divided into three main parts:

1. Designing a main structure for the hardwired control unit system of the structure that have been designed in Project 1.
2. Implementing Fetch-Decode cycles for the given instruction format.
3. Implementing Execute cycle for the given Opcodes.

Each part involves designing and simulating a specific hardware module named "CPUSystem" according to provided specifications. The goal is to use components designed in Project 1 and create a complete hardwired control unit. [1] [2]

1.1 TASK DISTRIBUTION

Throughout the duration of our project, we collaborated effectively, utilizing the advantage of being the same dormitory. Our meetings were structured around finding suitable times for both of us, accommodating our schedules to ensure productive work sessions. Over the course of the project, we held approximately 5 to 6 meetings, each lasting between 4 to 5 hours. During these sessions, we handled the problems together and helped each other to understand the missing parts.

Each member had contributed to all parts, including designing the hardwired control unit and implementing the Fetch-Decode-Execute (FDE) cycles. We implemented opcodes for the execution cycle separately in order to make comparisons and apply the version that is logically true and optimized for our system. Furthermore, responsibilities encompassed simulation testing and ensuring compatibility with the overall system architecture. By collectively contributing to the design, simulation, and testing phases, we ensured the successful completion of all tasks, achieving our project objectives effectively.

2 MATERIALS AND METHODS [40 points]

To accomplish the objectives outlined in the project instructions, we utilized Verilog HDL to design and simulate our system. The design process involved the following steps:

1. Understanding the project requirements and specifications outlined in the provided instructions.
2. Implementing the Verilog code for the "CPUSystem" module and FDE cycles, adhering to the defined functionality.
3. Integrating the individual opcodes to create the complete system according to the architecture provided in the project instructions.
4. Simulating the system using the provided simulation file to verify correct functionality under various opcodes.
5. Debugging and refining the design based on simulation results to ensure proper operation.
6. Throughout the design process, we paid close attention to efficient sequence utilization, modularity with functions, and adherence to the given specifications. Additionally, we documented our design decisions and implementation details to provide clarity and facilitate understanding.

2.1 MAIN STRUCTURE DESIGN

Firstly, a module named "CPUSystem" for the main structure is developed with respect to the Project 1 architecture which is given below in Figure 1. (1) [1]




Figure 1: ALUSystem Architecture from Project 1.

By using this structure, a complex module for the hardwired control unit was designed and implemented in the Verilog HDL given in Figure 2 to continue with the FDE cycles. A sequence counter logic is designed by using "localparam" and "case" switches of Verilog to control clock cycles. The sequence counter used one-hot encoding for the time states given in Figure 3. It updated the counter with each clock cycle. The fetch phase at T0, T1 and the initial design with resets are also added in Figure 4 and Figure 5. (2) (3) (4) (5)

```

module CPUSystem(
    input wire Clock,
    input wire Reset,
    // input wire T_Reset,

    output reg [11:0] T
);
    // Registers for Instruction
    reg [5:0] Opcode; // 6 - bit
    reg [7:0] Address; // 8 - bit address
    reg [2:0] DestReg; // 3 bit destination reg
    reg [2:0] SrcReg1; // 3 bit source1 reg
    reg [2:0] SrcReg2; // 3 bit source1 reg
    reg [1:0] RegSel; // 2 bit reg selection

    reg T_Reset;
    // Registers (or Wires?) for ALUSystem
    reg [2:0] RF_OutASel, RF_OutBSel, RF_FunSel;
    reg [3:0] RF_RegSel, RF_ScrSel;
    reg [4:0] ALU_FunSel;
    reg ALU_WF;
    reg [1:0] ARF_OutCSel, ARF_OutDSel, ARF_FunSel;
    reg [2:0] ARF_RegSel;
    reg IR_LH, IR_Write, Mem_WR, Mem_CS;
    reg DR_E;
    reg [1:0] DR_FunSel;
    reg [1:0] MuxASel, MuxBSel, MuxCSel;
    reg MuxDSel;

    wire [15:0] IROut;

    ArithmeticLogicUnitSystem ALUSys(
        .RF_OutASel(RF_OutASel), .RF_OutBSel(RF_OutBSel),
        .RF_FunSel(RF_FunSel), .RF_RegSel(RF_RegSel),
        .RF_ScrSel(RF_ScrSel), .ALU_FunSel(ALU_FunSel),
        .ALU_WF(ALU_WF), .ARF_OutCSel(ARF_OutCSel),
        .ARF_OutDSel(ARF_OutDSel), .ARF_FunSel(ARF_FunSel),
        .ARF_RegSel(ARF_RegSel), .IR_LH(IR_LH),
        .IR_Write(IR_Write), .Mem_WR(Mem_WR),
        .Mem_CS(Mem_CS), .MuxASel(MuxASel),
        .MuxBSel(MuxBSel), .MuxCSel(MuxCSel),
        .Clock(Clock), .DR_FunSel(DR_FunSel),
        .DR_E(DR_E), .MuxDSel(MuxDSel)
    );

```

Figure 2: CPUSystem RTL Architecture and Main Structure of the Design.

```

// State encoding: One-hot encoding for an 8-state counter
localparam T0 = 12'b0000_0000_0001;
localparam T1 = 12'b0000_0000_0010;
localparam T2 = 12'b0000_0000_0100;
localparam T3 = 12'b0000_0000_1000;
localparam T4 = 12'b0000_0001_0000;
localparam T5 = 12'b0000_0010_0000;
localparam T6 = 12'b0000_0100_0000;
localparam T7 = 12'b0000_1000_0000;
localparam T8 = 12'b0001_0000_0000;
localparam T9 = 12'b0010_0000_0000;
localparam T10 = 12'b0100_0000_0000;
localparam T11 = 12'b1000_0000_0000;

always @(posedge Clock) begin
    if(T == T0) begin
        T = T1;
    end else if (T == T1) begin
        T = T2;
    end else if (T == T2) begin
        T = T3;
    end else if (T == T3) begin
        T = T4;
    end else if (T == T4) begin
        T = T5;
    end else if (T == T5) begin
        T = T6;
    end else if (T == T6) begin
        T = T7;
    end else if (T == T7) begin
        T = T8;
    end else if (T == T8) begin
        T = T9;
    end else if (T == T9) begin
        T = T10;
    end else if (T == T10) begin
        T = T11;
    end else if (T == T11) begin
        T = T0;
    end
end
end

```

Figure 3: Sequence Counter Design with One-Hot Encoding

```

always @(*) begin
    case(T)
        T0: begin
            RF_RegSel <= 4'b0000; // disable Rx
            RF_ScrSel <= 4'b0000; // disable Sx
            ALU_WF <= 1'b0; // disable ALU flags
            DR_E <= 1'b0; // disable DR

            // PC to Memory
            ARF_OutDSel <= 2'b00;

            // Memory read ---- Memory write and enable flags 0
            Mem_CS <= 1'b0;
            Mem_WR <= 1'b0;

            // load IR[7:0]
            IR_Write <= 1'b1;
            IR_LH <= 1'b0;

            // PC Increment
            ARF_RegSel <= 3'b100;
            ARF_FunSel <= 2'b01;
        end
        T1: begin
            RF_RegSel <= 4'b0000; // disable Rx
            RF_ScrSel <= 4'b0000; // disable Sx
            ALU_WF <= 1'b0; // disable ALU flags
            DR_E <= 1'b0; // disable DR

            // PC to Memory
            ARF_OutDSel <= 2'b00;

            // Memory read ---- Memory write and enable flags 0
            Mem_CS <= 1'b0;
            Mem_WR <= 1'b0;

            // Load IR[15:8]
            IR_Write <= 1'b1;
            IR_LH <= 1'b1;

            // PC Increment
            ARF_RegSel <= 3'b100;
            ARF_FunSel <= 2'b01;
        end
    end
end

```

Figure 4: The fetch phase at T0 and T1.


```

initial begin
    T = T0;
end

always @(negedge Reset or posedge T_Reset) begin
    if (T_Reset) begin
        T = T0;
    end
    if (!Reset) begin
        Mem_CS <= 1'b1; // disable memory
        IR_Write <= 1'b0; // disable IR_write
        DR_E <= 1'b0; // disable DR
        RF_RegSel <= 4'b1111; // Rx
        RF_ScrSel <= 4'b1111; // Sx
        RF_FunSel <= 3'b011; // clear
        ARF_RegSel <= 3'b111; // PC AR SP
        ARF_FunSel <= 2'b11; // Clear
        ALU_WF <= 1'b0; // disable ALU flags
    end
end
end

```

Figure 5: Initial design and reset logic.

2.2 FETCH-DECODE CYCLES DESIGN

Secondly, Fetch and Decode cycles implemented for the given instruction format. The instruction format was demonstrated in Figure 4. There were two types of instructions in the architecture. (6) [2]

There are 2 types of instructions as described below.

- 1- Instructions with address reference have the format shown in Figure 1.
 - The **OPCODE** is a **6-bit field**. (Table 1 is given for opcode definition.)
 - The **RSEL** is a **2-bit field**. (Table 2 is given for register selection.)
 - The **ADDRESS** is an **8-bit field**.

| | | |
|----------------|--------------|-----------------|
| OPCODE (6-bit) | RSEL (2-bit) | ADDRESS (8-bit) |
|----------------|--------------|-----------------|

Figure 1: Instructions with an address reference.

- 2- Instructions without an address reference have the format shown in Figure 2.
 - The **OPCODE** is a **6-bit field**. (Table 1 is given for opcode definition.)
 - The **DSTREG** is a **3-bit field** that specifies the destination register. (Table 3 is given.)
 - The **SREG1** is a **3-bit field** that specifies the first source register. (Table 3 is given.)
 - The **SREG2** is a **3-bit field** that specifies the second source register. (Table 3 is given.)
 - The least significant bit is unused and have the value 0.

| | | | | |
|----------------|---------------|---------------|---------------|---|
| OPCODE (6-bit) | DSTREG(3-bit) | SREG1 (3-bit) | SREG2 (3-bit) | 0 |
|----------------|---------------|---------------|---------------|---|

Figure 2: Instructions without an address reference.

Figure 6: Given Instruction Formats of Two Types

By using the Sequence Counter which was demonstrated in Figure 3 and appropriate control signals for the components from Project 1 which was demonstrated in Figure 1, a ready-to-execute sequence implemented in T0, T1, and T2 states. At the state T2, instruction is fetched for both types of instructions and used the appropriate registers of the system when it is needed. (3) (1)

2.3 EXECUTE DESIGN

Finally, starting from T2, Execute stage is designed to perform the operations specified by the opcodes given in Figure 5. (7) [2]

Table 2: RSEL table.

| RSEL | REGISTER |
|------|----------|
| 00 | R1 |
| 01 | R2 |
| 10 | R3 |
| 11 | R4 |

Table 3: DSTREG/SREG1/SREG2 selection table.

| DSTREG/SREG1/SREG2 | REGISTER |
|--------------------|----------|
| 000 | PC |
| 001 | SP |
| 010 | AR |
| 011 | AR |
| 100 | R1 |
| 101 | R2 |
| 110 | R3 |
| 111 | R4 |

Figure 7: Given Register Selection Logic

This stage utilizes the control signals and data paths established in the previous cycles (Fetch and Decode) to execute instructions according to their specific functions. The

modules from Project 1 which was demonstrated in Figure 1 are excessively used. For the register selection logic, six different functions are designed to determine which register will be used for register for instruction type-1 and for the source registers and the destination register for instruction type-2. The functions are demonstrated in Figure 6, Figure 7, and Figure 8. (1) (8) (9) (10)

```

// ARF Source Selection - - Instruction format 2
function [1:0] ARF_SourceSel;
input [2:0] in;
begin
    ARF_SourceSel = in[1:0];
end
endfunction

// ARF Destination Selection
function [2:0] ARF_DestSel;
input [2:0] in;
begin
    case(in[1:0])
        2'b00: begin
            ARF_DestSel = 3'b100;        // Only PC enabled
        end
        2'b01: begin
            ARF_DestSel = 3'b010;        // Only SP
        end
        2'b10: begin
            ARF_DestSel = 3'b001;        // Only AR
        end
        2'b11: begin
            ARF_DestSel = 3'b001;        // Only AR
        end
    endcase
end
endfunction

```

Figure 8: Functions for ARF to Implement Register Selection Logic

```

// RF Destination Selection
function [3:0] RF_DestSel;
input [2:0] in;
begin
    case(in[1:0])
        2'b00: begin // R1
            RF_DestSel = 4'b1000;
        end
        2'b01: begin // R2
            RF_DestSel = 4'b0100;
        end
        2'b10: begin // R3
            RF_DestSel = 4'b0010;
        end
        2'b11: begin // R4
            RF_DestSel = 4'b0001;
        end
    endcase
end
endfunction

// RF RegSel - Instruction format 1
function [3:0] RF_RSel;
input [1:0] in;
begin
    case(in)
        2'b00: begin // R1
            RF_RSel = 4'b1000;
        end
        2'b01: begin // R2
            RF_RSel = 4'b0100;
        end
        2'b10: begin // R3
            RF_RSel = 4'b0010;
        end
        2'b11: begin // R4
            RF_RSel = 4'b0001;
        end
    endcase
end
endfunction

```

Figure 9: Functions for RF to Implement Register Selection Logic

```

// RF RegSel - Instruction format 1
function [3:0] RF_RSel;
input [1:0] in;
begin
    case(in)
        2'b00: begin // R1
            RF_RSel = 4'b1000;
        end
        2'b01: begin // R2
            RF_RSel = 4'b0100;
        end
        2'b10: begin // R3
            RF_RSel = 4'b0010;
        end
        2'b11: begin // R4
            RF_RSel = 4'b0001;
        end
    endcase
end
endfunction

function [2:0] RF_OutASel_RSel;
input [1:0] in;
begin
    case(in)
        2'b00: begin
            RF_OutASel_RSel = 3'b000;
        end
        2'b01: begin
            RF_OutASel_RSel = 3'b001;
        end
        2'b10: begin
            RF_OutASel_RSel = 3'b010;
        end
        2'b11: begin
            RF_OutASel_RSel = 3'b011;
        end
    endcase
end
endfunction

```

Figure 10: Functions for RSel to Implement Register Selection Logic

At the end of each opcode, a reset sequence counter logic is implemented in the next extra clock cycle. Also, reset signals for each used register is set active to prevent any miscalculation. The following details the implementation of the execution logic for each opcode:

- **0x00 - BRA (2 CLOCK CYCLE):** The Program Counter (PC) is updated to VALUE, facilitating unconditional branching.

BRA was implemented in one clock cycle and an extra clock cycle to reset the sequence counter. In the first cycle, VALUE (from IROut) is loaded to PC.

- **0x01 - BNE (2 CLOCK CYCLE):** If the zero flag (Z) is 0, the PC is updated to VALUE, enabling branching if the previous result was non-zero.

BNE was implemented in one clock cycle and an extra clock cycle to reset the sequence counter. It shares the same operation sequence as BRA, with an additional ALU Z flag check.

- **0x02 - BEQ (2 CLOCK CYCLE):** If the zero flag (Z) is 1, the PC is updated to VALUE, allowing branching if the previous result was zero.

BEQ was implemented with the same structure as BNE, except the condition for branching is the complement: $Z == 1$.

- **0x03 - POPL (4 CLOCK CYCLE):** The Stack Pointer (SP) is incremented by 1, and the value at the memory location pointed to by SP is loaded into the specified register (Rx) (for 16-bit).

POPL was implemented in three clock cycles and an extra fourth cycle for resetting the sequence counter. In the first cycle, we incremented SP by sending appropriate control signals to the Address Register File (ARF). In the second cycle, SP was used as the address input to Memory, a read operation was initiated and 8-bit was loaded to the Data Register(DR). Since MemOut is 8-bit, two cycles were required to read the complete 16-bit value. The result was loaded into Rx in the third cycle.

- **0x04 - PSHL (3 CLOCK CYCLE):** The value in the specified register (Rx) is stored at the memory location pointed to by SP, and then SP is decremented by 1 (for 16-bit).

PSHL was implemented using a similar logic as POPL, considering the 8-bit MemOut. However, since this is a write operation rather than a read, one less cycle was required. Data from Rx was written to memory, followed by decrementing SP using ARF control logic.

- **0x05 - POPH (6 CLOCK CYCLE):** The Stack Pointer (SP) is incremented by 1, and the value at the memory location pointed to by SP is loaded into the specified register (Rx) (for 32-bit).

PSHL was implemented using a similar logic as POPL, considering the 8-bit MemOut. Since 32-bit was loaded to the specified register (Rx), two more cycles were required.

- **0x06 - PSHH (5 CLOCK CYCLE):** The value in the specified register (Rx) is stored at the memory location pointed to by SP, and then SP is decremented by 1 (for 32-bit).

PSHH was implemented using a similar logic as PSHL, considering the 8-bit MemOut. Since 32-bit was written to the memory, two more cycles were required.

- **0x07 - CALL (5 CLOCK CYCLE):** The value in the PC is stored at the memory location pointed to by SP, and then SP is decremented by 1 (for 16 bit). Afterward PC is updated to VALUE.

CALL was implemented in four clock cycles and an extra fourth cycle to reset the sequence counter. In the first cycle PC was loaded to S1 in Register File (RF). In the second cycle, rightmost 8-bit was loaded to memory and SP was decremented.

The same logic for the leftmost 8-bit was done in the third cycle. Then, PC was updated with the VALUE in the fourth cycle.

- **0x08 - RET (4 CLOCK CYCLE):** The Stack Pointer (SP) is incremented by 1, and the value at the memory location pointed to by SP is loaded into the PC. RET was implemented in three clock cycle and an extra fourth cycle to reset the sequence counter. In the first cycle, SP was incremented by 1. In the second cycle, the rightmost 8-bit was loaded into Data Register (DR) and SP was incremented by 1. The same logic for the 15:8 bit range was loaded into DR and then DR was loaded into PC in the third cycle.
- **0x09 - INC (4 CLOCK CYCLE):** The value in the source register (SREG1) is incremented by 1 and loaded into the destination register (DSTREG). INC was implemented in three clock cycles and an extra fourth cycle to reset the sequence counter. In the first cycle, we loaded the source register (SREG1) into S1 using our selector functions. In the second cycle, the increment operation was performed on S1 using the RF's increment function. In the final cycle, the incremented value was written back to DSTREG using the register selection functions.
- **0x0A - DEC (4 CLOCK CYCLE):** The value in the source register (SREG1) is decremented by 1 and loaded into the destination register (DSTREG). DEC was implemented using the same logic as INC, but the decrement function was applied to S1 in the RF instead of increment.
- **0x0B - LSL (3 CLOCK CYCLE):** The value in the source register (SREG1) is left-shifted logically, and the result is stored in the destination register (DSTREG). LSL used the same procedure as INC, but the shift operation was performed using the ALU rather than RF functions. It required two cycles and one additional cycle for reset.
- **0x0C - LSR (3 CLOCK CYCLE):** The value in the source register (SREG1) is right-shifted logically, and the result is stored in the destination register (DSTREG). LSR was implemented similarly to LSL but used the logical shift right function of the ALU.
- **0x0D - ASR (3 CLOCK CYCLE):** The value in the source register (SREG1) is right-shifted arithmetically, and the result is stored in the destination register (DSTREG). ASR followed the same approach as LSL, using the arithmetic shift right operation in the ALU.

- **0x0E - CSL (3 CLOCK CYCLE):** The value in the source register (SREG1) is circularly shifted left, and the result is stored in the destination register (DSTREG). CSL was implemented with the same logic as LSL, utilizing the ALU's circular shift left operation.
- **0x0F - CSR (3 CLOCK CYCLE):** The value in the source register (SREG1) is circularly shifted right, and the result is stored in the destination register (DSTREG). CSR followed the same logic as CSL but applied a circular shift right operation using the ALU.
- **0x10 - NOT (3 CLOCK CYCLE):** A bitwise NOT operation is performed on the value in SREG1, and the result is stored in DSTREG. NOT was implemented similarly to LSL. However, instead of a shift operation, the ALU performed a bitwise complement operation on SREG1 and stored the result in DSTREG.
- **0x11 - AND (4 CLOCK CYCLE):** A bitwise AND operation is performed between the values in SREG1 and SREG2, and the result is stored in DSTREG. AND was implemented in three clock cycles and an extra fourth cycle for resetting the sequence counter. Two source registers were used. In the first cycle, SREG1 was loaded into S1 using our register selection functions. In the second cycle, SREG2 was loaded into S2. In the final cycle, both S1 and S2 were passed to the ALU, which performed the AND operation. The result (ALUOut) was written back to DSTREG using the same register selection logic.
- **0x12 - ORR (4 CLOCK CYCLE):** A bitwise OR operation is performed between the values in SREG1 and SREG2, and the result is stored in DSTREG. ORR was implemented using the same logic as AND, but the ALU was configured to perform a bitwise OR operation.
- **0x13 - XOR (4 CLOCK CYCLE):** A bitwise XOR operation is performed between the values in SREG1 and SREG2, and the result is stored in DSTREG. XOR was implemented with the same structure as AND, but the ALU performed a bitwise XOR instead.
- **0x14 - NAND (4 CLOCK CYCLE):** A bitwise NAND operation is performed between the values in SREG1 and SREG2, and the result is stored in DSTREG. NAND followed the same three-cycle logic as the AND instruction, with the ALU executing a bitwise NAND operation in the final step.

- **0x15 - ADD (4 CLOCK CYCLE):** The values in SREG1 and SREG2 are added, and the result is stored in DSTREG.

ADD was implemented using the same logic as the AND instruction. However, instead of a bitwise operation, the ALU was configured to perform an addition operation between S1 and S2. The result was then written to DSTREG.
- **0x16 - ADC (4 CLOCK CYCLE):** The values in SREG1 and SREG2 are added along with the carry bit, and the result is stored in DSTREG.

ADC used the same structure as ADD, with the ALU additionally considering the carry flag during the addition. This required selecting the appropriate ALU function code for addition with carry.
- **0x17 - SUB (4 CLOCK CYCLE):** The value in SREG2 is subtracted from the value in SREG1, and the result is stored in DSTREG.

SUB followed the same sequence as AND and ADD instructions, but the ALU was set to perform a subtraction operation instead. The result of $SREG1 - SREG2$ was stored in DSTREG.
- **0x18 - MOV (3 CLOCK CYCLE):** The value in SREG1 is moved to DSTREG.

MOV was implemented with a logic similar to NOT. However, instead of applying a complement, the value of SREG1 was directly passed through the ALU to DSTREG. The ALU function was selected to simply forward the input.
- **0x19 - MOVL (2 CLOCK CYCLE):** The IMMEDIATE is loaded into rightmost 8 bits of specified register (Rx).

MOVL was implemented in one clock cycle and an extra fourth cycle to reset the sequence counter. In the first cycle, IMMEDIATE was loaded into Rx in the RF, using the RegSel.
- **0x1A - MOVSH (2 CLOCK CYCLE)** 8 bit is left shifted in specified register (Rx) and the IMMEDIATE is loaded into Rx.

MOVSH was implemented with a logic similar to MOVL, instead of IMMEDIATE directly loaded, first shifted and then loaded by using RegSel.
- **0x1B - LDARL (4 CLOCK CYCLE)** The value at the memory location pointed to by AR is loaded into the destination register (DSTREG) (for 16-bit).

LDARL was implemented in three clock cycle and an extra fourth cycle to reset the sequence counter. In the first and second cycle, the value in memory was loaded into the data register (DR) and AR was incremented by 1. In the third cycle, the value in DR was loaded into destination register (DSTREG) by checking where DSTREG is.

- **0x1C - LDARH (6 CLOCK CYCLE)** The value at the memory location pointed to by AR is loaded into the destination register (DSTREG) (for 32-bit).
LDARH was implemented with the same logic with LDARL, required 2 more cycle since 32-bit operation instead of 16-bit.
- **0x1D - STAR (6 CLOCK CYCLE)** The value in source register (SREG1) is written to memory pointed to by AR.
STAR was implemented in five cycle and an extra sixth to reset the sequence counter. In the first cycle, the value in SREG1 was loaded into ARF or RF by checking ScrReg. If ARF, 3 more cycle was needed to write into memory, if RF, 4 more cycle was needed.
- **0x1E - LDAL (5 CLOCK CYCLE)** The value at the memory location pointed to by ADDRESS is loaded into the specified register (Rx) (for 16-bit).
LDARL was implemented in four clock cycle and an extra fifth cycle to reset the sequence counter. In the first cycle, ADDRESS value was taken from IROut and loaded into address register (AR). In the second and third cycle the value in the memory pointed to by AR was loaded into data register (DR). In the fourth cycle, the value in DR was loaded into specified register (Rx).
- **0x1F - LDAH (7 CLOCK CYCLE)** The value at the memory location pointed to by ADDRESS is loaded into the specified register (Rx) (for 32-bit).
LDARH was implemented with the same logic with LDAL, required 2 more cycle since 32-bit operation instead of 16-bit.
- **0x20 - STA (6 CLOCK CYCLE)** The value in specified register is loaded into memory addressed by ADDRESS.
STA was implemented in five clock cycle and an extra sixth cycle to reset. In the first cycle, ADDRESS was taken from IROut and loaded into AR. In the remaining four cycle, the value in Rx (32-bit) was written to memory.
- **0x21 - LDDRL (3 CLOCK CYCLE)** The value at the memory location pointed to by AR is loaded into the data register (DR) (for 16-bit).
LDDRL was implemented with the same logic with LDARL, required 1 less cycle since loaded to DR instead of DSTREG.
- **0x22 - LDDRH (5 CLOCK CYCLE)** The value at the memory location pointed to by AR is loaded into the data register (DR) (for 32-bit).
LDDRH was implemented with the same logic with LDDRL, required 2 more cycle since 32-bit operation instead of 16-bit.

- **0x23 - STDR (2 CLOCK CYCLE)** The value in data register is loaded into destination register (DSTREG).

STDR was implemented in one clock cycle and an extra second cycle to reset. In the first cycle, the value in DR was loaded into DSTREG by checking where it is.

- **0x24 - STRIM (8 CLOCK CYCLE)** The value in the specified register (Rx) is stored at the memory location addressed by AR plus an offset.

STRIM was implemented in seven clock cycles and an extra clock cycle to reset the sequence counter. In the first cycle, the offset from the instruction register (IR) is loaded into the register file's source register S1. In the second cycle, AR was loaded to S2. In the third cycle, addition operation was performed for $AR + OFFSET$ in the ALU. In the fourth and fifth cycle new address was written to AR. Finally, in the sixth and seventh cycle, value in Rx was written to memory addressed by AR.

The execution logic ensures that each operation is carried out efficiently, utilizing the sequence counter and control signals to manage the various states and transitions required for proper execution of each instruction. This stage is critical for the functionality of the CPU, as it directly impacts the performance and correctness of the operations performed.

3 RESULTS [15 points]

The results of our project include the design and simulation of each opcode as well as the hardwired control unit system. Opcodes demonstrated correct functionality and responded appropriately to control signals and memory. Simulation results confirmed the proper operation of the designed system under various test scenarios.

```

-----
CPUSystem Simulation Started
[PASS] Test No: 1, Component: R2, Actual Value: 0x77777777, Expected Value: 0x77777777
[PASS] Test No: 1, Component: R2, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 2, Component: R1, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 2, Component: Z, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 3, Component: R1, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 3, Component: R2, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 3, Component: Z, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 4, Component: DR0ut, Actual Value: 0x00000600, Expected Value: 0x00000600
[PASS] Test No: 4, Component: R3, Actual Value: 0x00000600, Expected Value: 0x00000600
[PASS] Test No: 4, Component: AR, Actual Value: 0x00000001, Expected Value: 0x00000001
[PASS] Test No: 5, Component: DR0ut, Actual Value: 0x06000a08, Expected Value: 0x06000a08
[PASS] Test No: 5, Component: R3, Actual Value: 0x06000a08, Expected Value: 0x06000a08
[PASS] Test No: 5, Component: AR, Actual Value: 0x00000003, Expected Value: 0x00000003
[PASS] Test No: 6, Component: R3, Actual Value: 0x06000a08, Expected Value: 0x06000a08
[PASS] Test No: 6, Component: AR, Actual Value: 0x0000000b, Expected Value: 0x0000000b
[PASS] Test No: 6, Component: MEM[AR], Actual Value: 0x00000006, Expected Value: 0x00000006
[PASS] Test No: 6, Component: MEM[AR], Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 6, Component: MEM[AR], Actual Value: 0x0000000a, Expected Value: 0x0000000a
[PASS] Test No: 6, Component: MEM[AR], Actual Value: 0x00000008, Expected Value: 0x00000008
[PASS] Test No: 7, Component: PC, Actual Value: 0x00000032, Expected Value: 0x00000032
[PASS] Test No: 7, Component: SP, Actual Value: 0x000000fd, Expected Value: 0x000000fd
[PASS] Test No: 7, Component: MEM[SP], Actual Value: 0x000000aa, Expected Value: 0x000000aa
[PASS] Test No: 7, Component: MEM[SP], Actual Value: 0x000000bb, Expected Value: 0x000000bb
[PASS] Test No: 8, Component: R1, Actual Value: 0x000000fe, Expected Value: 0x000000fe
[PASS] Test No: 8, Component: AR, Actual Value: 0x00000012, Expected Value: 0x00000012
CPUSystem Simulation Finished
0 Test Failed
25 Test Passed
-----
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUSystemSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for infinite
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2384.922 ; gain = 0.000

```

Figure 11: Results for the cpu system simulation.




Figure 12: Visualization of the cpu system simulation.

```

CPUSystem Simulation Started
[FAIL] Test No: 70, Component: IROut, Actual Value: 0x00006601, Expected Value: 0x00000052
[FAIL] Test No: 70, Component: PC, Actual Value: 0x00000036, Expected Value: 0x00000052
[FAIL] Test No: 70, Component: SP, Actual Value: 0x000000eb, Expected Value: 0x000000ff
[FAIL] Test No: 70, Component: AR, Actual Value: 0x00000000, Expected Value: 0x00000057
[PASS] Test No: 70, Component: MEM[ADDRESS], Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 70, Component: MEM[ADDRESS], Actual Value: 0x00000000, Expected Value: 0x00000000
[FAIL] Test No: 70, Component: MEM[ADDRESS], Actual Value: 0x00000000, Expected Value: 0x00000018
[FAIL] Test No: 70, Component: R1, Actual Value: 0x00000004, Expected Value: 0x00000001
[FAIL] Test No: 70, Component: R2, Actual Value: 0x00000001, Expected Value: 0x00000018
[FAIL] Test No: 70, Component: R3, Actual Value: 0x00000000, Expected Value: 0x00000006
[PASS] Test No: 70, Component: R4, Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000040, Expected Value: 0x00000040
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000000, Expected Value: 0x00000000
[FAIL] Test No: 70, Component: MEM[SP], Actual Value: 0x00000040, Expected Value: 0x00000044
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000040, Expected Value: 0x00000040
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000040, Expected Value: 0x00000044
[FAIL] Test No: 70, Component: MEM[SP], Actual Value: 0x00000040, Expected Value: 0x00000044
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000040, Expected Value: 0x00000040
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000000, Expected Value: 0x00000000
[FAIL] Test No: 70, Component: MEM[SP], Actual Value: 0x00000040, Expected Value: 0x00000044
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x00000000, Expected Value: 0x00000000
[PASS] Test No: 70, Component: MEM[SP], Actual Value: 0x0000002e, Expected Value: 0x0000002e
CPUSystem Simulation Finished
11 Test Failed
15 Test Passed

```

Figure 13: Results for the cpu system simulation factorial.




Figure 14: Visualization of the cpu system simulation factorial.

We have tried to pass all the test cases from the simulation files and execute the cpu system simulation successfully. Unfortunately we could not find the problem although we debugged deeply in the factorial simulation, so we have passed 15/26 test cases.

| | | |
|--------|----------------|--|
| | BRA 0x18 | # This instruction is written to the memory address 0x00, # The first instruction must be written to address 0x18 |
| | MOVL R1, 0x00 | # R1 is used for iteration number |
| | MOVSH R1, 0x06 | |
| | MOVL R2, 0x00 | # R2 is used to store total |
| | MOVL R3, 0xB0 | |
| | MOV AR, R3 | # AR is used to track data address: starts from 0xB0 |
| LABEL: | LDARH R4 | # $R3 \leftarrow M[AR]$ (reads 32-bits) |
| | ADD R2, R2, R4 | # $R2 \leftarrow R2 + R3$ (Total = Total + $M[AR]$) |
| | INC AR, AR | # $AR \leftarrow AR + 1$ (Next Data) |
| | DEC R1, R1 | # $R1 \leftarrow R1 - 1$ (Decrement Iteration Counter) |
| | BNE LABEL | # Go back to LABEL if $Z=0$ (Iteration Counter > 0) |
| | INC AR, AR | # $AR \leftarrow AR + 1$ (Total will be written to 0xC9) |
| | STAR R2 | # $M[AR] \leftarrow R2$ (Store Total at 0xC9) |

Figure 15: The given code snippet

That code snippet takes 53 clock cycle.

4 DISCUSSION [25 points]

The completion of this project marks a significant milestone in our understanding and application of computer organization principles. Throughout the development process, several key considerations and challenges emerged, each contributing to the refinement and optimization of our hardware design.

A pivotal decision during the execution logic for each opcode demanded meticulous attention to detail, particularly in managing control signals and data paths. The comprehensive analysis of each operation's requirements enabled us to devise efficient assignments and optimize sequence utilization, contributing to the overall performance and reliability of the system.

One notable challenge encountered during the project was the interpretation and application of setting registers to enable and disable. We set reset signals for each used register to be active to prevent any miscalculation. In such instances, extensive research and consultation were necessary to make informed design decisions and ensure compatibility with project objectives. This iterative process not only enhanced our problem-solving skills but also underscored the importance of clear and concise specifications in engineering projects.

Simulation testing played a crucial role in validating the functionality and correctness of our designs. Through exhaustive testing scenarios and corner cases, we verified the robustness and reliability of our hardware implementation, mitigating the risk of potential

errors or inconsistencies.

Looking ahead, this project serves as a foundation for further exploration and experimentation in computer organization and digital circuit design. The knowledge and insights gained from this experience will undoubtedly inform future endeavors in hardware development and system architecture.

5 CONCLUSION [10 points]

In conclusion, our project demonstrates a design and simulation of a hardwired control unit for a computer organization using Verilog HDL in Vivado environment. By systematically following the provided instructions and applying sound design principles, we were able to create an efficient and reliable basic computer.

Through simulation testing, we validated the functionality of our control unit design and ensured that it meets the specified requirements.

Overall, this project provided valuable hands-on experience in digital circuit design and computer organization principles, enhancing our understanding of hardware implementation in computer systems.

REFERENCES

- [1] ITU. BLG 222E Project 1.pdf, 2025.
- [2] ITU. BLG 222E Project 2.pdf, 2025.