



Instruction Set Architecture (RISC vs CISC)


Reduced instruction set computer
Complex " " "



	RISC	CISC
Performance	~	~
Cost	H.W. ↓ S.W. ↑ ~	H.W. ↑ S.W. ↓ ~
Size	Alu ↓ decoder ↑ ~	Alu ↑ decoder ↓ ~
Power	~	~


ARM ← RISC → Intel

Memory → Semiconductor memories
< Volatile - non Volatile >



	Flash	EEPROM
Access	block Access 1B → 10ns 100B → 10ns	Byte Access 1B → 10ns 100B → 10ns
COST	↓	↑


FGM (Flash Memory) is a type of non-volatile memory that can be erased and reprogrammed.




Program Memory	DATA Memory
R Flash	R/W SRAM → RAM

Flash & SRAM are used for program and data storage. EEPROM is used for non-volatile storage. Volatile memory (SRAM) is used for data storage.

2 Designs





MC/MCU/ECU → SOC → embedded system



embeded system → computing system

Computer Functional blocks :


- ① MP (CPU) ② Memory ③ I/O peripherals




	System on board (SOB)	System on chip (SOC)
Performance	~	~
Size	↑	↓ ①
Cost	↑	↓ ②
Power consumption	↑	↓ ③
Configurability	↑ ④	↓

R & D → Research and development (SOB)
Production → (SOC)

Instruction Life Cycle



Micro Processor : ALU / Register File / Control unit




ALU (Arithmetic logic unit)

Arithmetic ← operation ← logic

Control unit : Control sequence of execution
(decoder) ←

Register File :



جمع ۳ ارقام جمع ۲ و ذخیره فیهم و بعد کد جمع می آید