

Advanced RISC Machines



Introduction

01

Direct Memory Access




Introduction

Direct memory access (DMA) is a feature of computer systems that allows certain hardware subsystems to access main system memory (random-access memory) independently of the central processing unit (CPU). Without DMA, when the CPU is using programmed input/output, it is typically fully occupied for the entire duration of the read or write operation, and is thus unavailable to perform other work. With DMA, the CPU first initiates the transfer, then it does other operations while the transfer is in progress, and it finally receives an interrupt from the DMA controller (DMAC) when the operation is done. This feature is useful at any time that the CPU cannot keep up with the rate of data transfer, or when the CPU needs to perform work while waiting for a relatively slow I/O data transfer. Many hardware systems use DMA, including disk drive controllers, graphics cards, network cards and sound cards.



Introduction





A Bit of History

A defined portion of memory is used to send data directly from a peripheral to the motherboard without involving the microprocessor, so that the process does not interfere with overall computer operation.

In older computers, four DMA channels were numbered 0, 1, 2 and 3. When the 16-bit industry standard architecture (ISA) expansion bus was introduced, channels 5, 6 and 7 were added.

ISA was a computer bus standard for IBM-compatible computers, allowing a device to initiate transactions (bus mastering) at a quicker speed. The ISA DMA controller has 8 DMA channels, each one of which associated with a 16-bit address and count registers.



A Bit of History

ISA has since been replaced by accelerated graphics port (AGP) and peripheral component interconnect (PCI) expansion cards, which are much faster. Each DMA transfers approximately 2 MB of data per second.

A computer's system resource tools are used for communication between hardware and software. The four types of system resources are:

I/O addresses.

Memory addresses.

Interrupt request numbers (IRQ).

Direct memory access (DMA) channels.



Direct Memory Access



DMA channels are used to communicate data between the peripheral device and the system memory. All four system resources rely on certain lines on a bus. Some lines on the bus are used for IRQs, some for addresses (the I/O addresses and the memory address) and some for DMA channels.

A DMA channel enables a device to transfer data without exposing the CPU to a work overload. Without the DMA channels, the CPU copies every piece of data using a peripheral bus from the I/O device. Using a peripheral bus occupies the CPU during the read/write process and does not allow other work to be performed until the operation is completed.

With DMA, the CPU can process other tasks while data transfer is being performed. The transfer of data is first initiated by the CPU. The data block can be transferred to and from memory by the DMAC in three ways.

In burst mode, the system bus is released only after the data transfer is completed. In cycle stealing mode, during the transfer of data between the DMA channel and I/O device, the system bus is relinquished for a few clock cycles so that the CPU can perform other tasks. When the data transfer is complete, the CPU receives an interrupt request from the DMA controller. In transparent mode, the DMAC can take charge of the system bus only when it is not required by the processor.

However, using a DMA controller might cause cache coherency problems. The data stored in RAM accessed by the DMA controller may not be updated with the correct cache data if the CPU is using external memory.

Solutions include flushing cache lines before starting outgoing DMA transfers, or performing a cache invalidation on incoming DMA transfers when external writes are signaled to the cache controller.

The processor has a role in this process, it programs the DMA controller to set the required data then it orders the DMA to start. Once the DMA starts, the processor is free to do other tasks and it will not be involved by any means in the process of data transfer.

When the process of data transfer is complete, the DMA controller fires an interrupt to notify the processor, then the processor handles this event.

This feature is useful at any time when the CPU cannot keep up with the rate of data transfer, or when the CPU needs to perform work while waiting for a relatively slow I/O data transfer.



How DMA Works

- 1. Some event (such as an incoming data-available signal from a UART) notifies a separate device called the DMA controller that data needs to be transferred to memory.
- 2. The DMA controller asserts a DMA request signal to the CPU, asking its permission to use the bus.
- 3. The CPU completes its current bus activity, stops driving the bus, and returns a DMA acknowledge signal to the DMA controller.
- 4. The DMA controller then sends an acknowledge signal to the peripheral, then it reads and writes one or more memory bytes, driving the address, data, and control signals as if it were itself the CPU.
- 5. When the transfer is complete, the DMA controller stops driving the bus and desserts the DMA request signal, at this moment the DMA also can fire an interrupt if enabled.
- 6. The CPU can then remove its DMA acknowledge signal and resume control of the bus.



Our microcontroller **stm32f103** has one DMA controller, called DMA1, this controller has 7 channels, each channel can be programmed to execute a different transfer. To program a channel to execute a specific data transfer, some configurations should be set.

Please remember to set all your configurations while the channel is disabled.

1- Source memory address:-

This is the memory that holds the data required to be transferred, so the transfer starts by reading data from this memory.

This memory can be a peripheral memory, hence called "peripheral", or it can be any other memory like SRAM or flash, hence called only "memory".



2- Destination memory address :-

This is the target memory which the data will be transferred to, so the transfer finishes after storing data to this memory.

The same as the source memory, this memory can be a peripheral memory or any other memory.



3- Destination memory address :-

Our microcontroller doesn't have registers for source memory address or destination memory address, however it has registers called Channel Memory Address Registers (DMA_CMARx) and Channel Peripheral Address Registers (DMA_CPARx), so when the case is transferring data from memory to peripheral or from peripheral to memory, the peripheral memory address is set in CPAR and the memory address is set in CMAR, then the direction is set by setting or clearing a bit called "DIR" in the Channel Configuration Register (DMA_CCRx), if cleared then the direction is from peripheral to memory, if set then the direction is from memory to peripheral. If the case is transferring data from memory to memory then 2 things are required: Choosing the memory-to-memory mode by setting the MEM2MEM bit in the CCR register. Set one memory address in the CPAR register, and the other memory address in the CMAR register, then decide the value of the DIR bit by checking whether the CPAR holds the source address or the destination address, for example if it holds the source memory address the DIR value should be 0.

4- Data Size :-

This configuration determines the size of data read from source memory in one transfer operation, and the size of data stored to destination memory in one transfer operation. Three configurations are available: 8 bits, 16 bits, 32 bits.

Source port width	Desti- nation port width	Number of data items to transfer (NDT)	Source content: address / data	Transfer operations	Destination content: address / data
8	8	4	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3	1: READ B0[7:0] @0x0 then WRITE B0[7:0] @0x0 2: READ B1[7:0] @0x1 then WRITE B1[7:0] @0x1 3: READ B2[7:0] @0x2 then WRITE B2[7:0] @0x2 4: READ B3[7:0] @0x3 then WRITE B3[7:0] @0x3	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3
8	16	4	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3	1: READ B0[7:0] @0x0 then WRITE 00B0[15:0] @0x0 2: READ B1[7:0] @0x1 then WRITE 00B1[15:0] @0x2 3: READ B3[7:0] @0x2 then WRITE 00B2[15:0] @0x4 4: READ B4[7:0] @0x3 then WRITE 00B3[15:0] @0x6	@0x0 / 00B0 @0x2 / 00B1 @0x4 / 00B2 @0x6 / 00B3
8	32 4		@0x0 / 000000B0 @0x4 / 000000B1 @0x8 / 000000B2 @0xC / 000000B3		



4- Data Size :-

This configuration determines the size of data read from source memory in one transfer operation, and the size of data stored to destination memory in one transfer operation. Three configurations are available: 8 bits, 16 bits, 32 bits.

to configure the data size of the source memory and the destination memory we have the MSIZE bits for setting the memory size and the PSIZE bits for the peripheral size. MSIZE and PSIZE are 2 bits each, it has 3 available options as we mentioned before: 8 bits, 16 bits, 32 bits. The 4th value of the 2 bits is reserved.



Source port width	Desti- nation port width	Number of data items to transfer (NDT)	Source content: address / data	Transfer operations	Destination content: address / data
8	8	4	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3	1: READ B0[7:0] @0x0 then WRITE B0[7:0] @0x0 2: READ B1[7:0] @0x1 then WRITE B1[7:0] @0x1 3: READ B2[7:0] @0x2 then WRITE B2[7:0] @0x2 4: READ B3[7:0] @0x3 then WRITE B3[7:0] @0x3	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3
8	16	4	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3	1: READ B0[7:0] @0x0 then WRITE 00B0[15:0] @0x0 2: READ B1[7:0] @0x1 then WRITE 00B1[15:0] @0x2 3: READ B3[7:0] @0x2 then WRITE 00B2[15:0] @0x4 4: READ B4[7:0] @0x3 then WRITE 00B3[15:0] @0x6	
8	32	4	@0x0 / B0 @0x1 / B1 @0x2 / B2 @0x3 / B3	/ B1 2: READ B1[7:0] @0x1 then WRITE 000000B1[31:0] @0x4 (6	
16	8	4	@0x0 / B1B0 @0x2 / B3B2 @0x4 / B5B4 @0x6 / B7B6	1: READ B1B0[15:0] @0x0 then WRITE B0[7:0] @0x0 2: READ B3B2[15:0] @0x2 then WRITE B2[7:0] @0x1 3: READ B5B4[15:0] @0x4 then WRITE B4[7:0] @0x2 4: READ B7B6[15:0] @0x6 then WRITE B6[7:0] @0x3	@0x0 / B0 @0x1 / B2 @0x2 / B4 @0x3 / B6
16	16	4	@0x0 / B1B0 @0x2 / B3B2 @0x4 / B5B4 @0x6 / B7B6	1: READ B1B0[15:0] @0x0 then WRITE B1B0[15:0] @0x0 2: READ B3B2[15:0] @0x2 then WRITE B3B2[15:0] @0x2 3: READ B5B4[15:0] @0x4 then WRITE B5B4[15:0] @0x4 4: READ B7B6[15:0] @0x6 then WRITE B7B6[15:0] @0x6	@0x0 / B1B0 @0x2 / B3B2 @0x4 / B5B4 @0x6 / B7B6
16	32 4 @0x2 / B3B2 2: READ B3B2[15:0] @0x2 then WRITE 0000B3B2[31:0] (3: READ B5B4[15:0] @0x4 then WRITE 0000B5B4[31:0] (1: READ B1B0[15:0] @0x0 then WRITE 0000B1B0[31:0] @0x0 2: READ B3B2[15:0] @0x2 then WRITE 0000B3B2[31:0] @0x4 3: READ B5B4[15:0] @0x4 then WRITE 0000B5B4[31:0] @0x8 4: READ B7B6[15:0] @0x6 then WRITE 0000B7B6[31:0] @0xC	@0x0 / 0000B1B0 @0x4 / 0000B3B2 @0x8 / 0000B5B4 @0xC / 0000B7B6	
32	8	4	@0x0 / B3B2B1B0 @0x4 / B7B6B5B4 @0x8 / BBBAB9B8 @0xC / BFBEBDBC	1: READ B3B2B1B0[31:0] @0x0 then WRITE B0[7:0] @0x0 2: READ B7B6B5B4[31:0] @0x4 then WRITE B4[7:0] @0x1 3: READ BBBAB9B8[31:0] @0x8 then WRITE B8[7:0] @0x2 4: READ BFBEBDBC[31:0] @0xC then WRITE BC[7:0] @0x3	@0x0 / B0 @0x1 / B4 @0x2 / B8 @0x3 / BC
32	16	4	@0x0 / B3B2B1B0 @0x4 / B7B6B5B4 @0x8 / BBBAB9B8 @0xC / BFBEBDBC	1: READ B3B2B1B0[31:0] @0x0 then WRITE B1B0[7:0] @0x0 2: READ B7B6B5B4[31:0] @0x4 then WRITE B5B4[7:0] @0x1 3: READ BBBAB9B8[31:0] @0x8 then WRITE B9B8[7:0] @0x2 4: READ BFBEBDBC[31:0] @0xC then WRITE BDBC[7:0] @0x3	@0x0 / B1B0 @0x2 / B5B4 @0x4 / B9B8 @0x6 / BDBC
32	32	4	@0x0 / B3B2B1B0 @0x4 / B7B6B5B4 @0x8 / BBBAB9B8 @0xC / BFBEBDBC	1: READ B3B2B1B0[31:0] @0x0 then WRITE B3B2B1B0[31:0] @0x0 2: READ B7B6B5B4[31:0] @0x4 then WRITE B7B6B5B4[31:0] @0x4 3: READ BBBAB9B8[31:0] @0x8 then WRITE BBBAB9B8[31:0] @0x8 4: READ BFBEBDBC[31:0] @0xC then WRITE BFBEBDBC[31:0] @0xC	@0x0 / B3B2B1B0 @0x4 / B7B6B5B4 @0x8 / BBBAB9B8 @0xC / BFBEBDBC



5- Number of Data :-

This is the number of data to be transferred. This number is independent of the data size, for example if the source memory data size is 16 bits and the number of data is 2, a total of 4 bytes will be loaded from the source memory.

The number of data is configured by setting your value in the Channel Number of Data Register (DMA_CNDTRx), but note that the maximum number of data 65535, which is the maximum number that can be represented in 16 bits, as only the least significant 16 bits are available in this register and the most significant 16 bits are reserved.

This register can be written while the channel is disabled, but when the channel is on it is a read-only register where you can read the remaining number of data to be transmitted as it decrements after every transfer.

6- Memory Increment:-

We know that the first transfer operation will work on the addresses set in the CMAR, CPAR as discussed before, but what about the next transfer operation then the after next, ...etc. will they work on the same addresses or will they need to increment the address after each transfer?

This can be set by the PINC and MINC (Peripheral increment and memory increment) bits in the DMA_CCRx register. If incremented mode is enabled, the address of the next transfer will be the address of the previous one incremented by 1, 2 or 4 depending on the chosen data size.

This means that source memory incrementation option is independent of destination memory incrementation, so you can choose to set none of them, any of them or both of them.

6- Memory Increment Ex:-

Assume that source memory address is 0x100, destination memory address is 0x3000, number of data is 3, Data size of both source and destination memories is 8 bits, let's have a look at the results of different MINC and PINC settings as shown in the able.

no	Source memory Incrementation	Destination Memory Incrementation	Description	Application examples	
1	Disabled	Disabled	0x100 → 0x3000 0x100 → 0x3000 0x100 → 0x3000	UART data register to SPI data register (communication bridge)	
2	Disabled	Enabled	0x100 → 0x3000 0x100 → 0x3001 0x100 → 0x3002	Array initialisation with a constant value Read from UART data register and put in array	
3	Enabled	Disabled	0x100 → 0x3000 0x101 → 0x3000 0x102 → 0x3000	Write array to UART data register	
4	Enabled	Enabled	0x100 → 0x3000 0x101 → 0x3001 0x102 → 0x3002	Copying array to array	



7- Circular Mode :-

This configuration is enabled when we need to continuously repeat the transfer operations, for example to repeat the 3 transfer operations as in the previous example.

So circular mode is available to handle circular buffers and continuous data flows. This feature can be enabled using the CIRC bit in the DMA_CCRx register. When circular mode is activated, the number of data to be transferred is automatically reloaded with the initial value programmed during the channel configuration phase, and the DMA requests continue to be served.

Circular mode can be used to implement circular buffers and continuous data streams.



8- Interrupts :-

An interrupt can be produced on a Half-transfer, Transfer complete or Transfer error for each DMA channel. Every event of those 3 events has its own interrupt enable bit. The transfer error can be generated by reading from or writing to a reserved address space. When a DMA transfer error occurs during a DMA read or a write access, the faulty channel is automatically disabled through a hardware clear of its EN bit in the corresponding channel configuration register DMA_CCRx.

TEIF in the DMA_IFR register is set and an interrupt is generated if the transfer error interrupt enable bit TEIE in the DMA_CCRx register is set.

Interrupt event	Event flag	Enable control bit	Flag clear bit
Half transfer	HTIF	HTIE	CTCIF
Transfer complete	TCIF	TCIE	CHTIF
Transfer error	TEIF	TEIE	CTEIF
Global interrupt flag	GIF	-	CGIF



9- Channel Trigger Source :-

The trigger source means the event at which a new transfer operation will take place by the DMA channel.

When memory to memory mode is selected, the DMA channel works in free running mode which means it continuously operates DMA transfers depending on its clock, but when memory to peripheral or peripheral to memory mode is selected, the DMA controller should wait until the peripheral's event happens in order to get data ready, i.e. UART peripheral

receives new data.

Peripherals	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
ADC1	ADC1						
SPI/I ² S	•	SPI1_RX	SPI1_TX	SPI2/12S2_RX	SPI2/12S2_TX	-	-
USART	-	USART3_TX	USART3_RX	USART1_TX	USART1_RX	USART2_RX	USART2_TX
I ² C	-	-	-	I2C2_TX	I2C2_RX	I2C1_TX	12C1_RX
TIM1		TIM1_CH1	-	TIM1_CH4 TIM1_TRIG TIM1_COM	TIM1_UP	TIM1_CH3	
TIM2	TIM2_CH3	TIM2_UP	-		TIM2_CH1	-	TIM2_CH2 TIM2_CH4
TIM3	-	тімз_снз	TIM3_CH4 TIM3_UP			TIM3_CH1 TIM3_TRIG	
TIM4	TIM4_CH1	-	-	TIM4_CH2	TIM4_CH3	-	TIM4_UP



9- Channel Priority:-

Our DMA controller (DMA1) has 7 different channels, although it is one controller only.

Channels are independent in configuration, which means that more than one channel can be enabled at the same time and configured to work on different transfer operations. A channel may be waiting for its triggering event as discussed before, so another channel can have the chance to work while the other is waiting,

but what happens when more than one channel want to execute their work at the same time?

The answer is that an arbitration process is executed by an arbiter circuit, this circuit uses the channel priority level to determine the order of bus access.

Each channel has a **software** priority and a **hardware** priority.



9.1- Software Priority :-

Each channel priority can be configured in the PL[1:0] bits in the DMA_CCRx register. There are four levels:

- Very high priority
- High priority
- Medium priority
- Low priority

9.2- Hardware Priority:-

If 2 channel requests have the same software priority level, the channel with the lowest number will get priority versus the channel with the highest number. For example, channel 2 gets priority over channel 4.



STM32 IS AMESOME

Session LAb







Do you have any questions?

www.imtschool.com www.facebook.com/imaketechnologyschool/

This material is developed by IMTSchool for educational use only

All copyrights are reserved