

ARM Processors Interfacing

Lecture Two

Reset Clock Controller



Clock Sources

The optimum clock source for a particular application is determined by a combination of factors including accuracy, cost, power consumption and environmental requirements. The following table summarizes the common oscillator types discussed, together with their strengths and weaknesses.





Clock Sources

Clock Source	Crystal Oscillator	Ceramic Oscillator	RC Oscillator
Accuracy	High	Medium	Low
Cost	High	Medium	Low
Settling time	Low	Medium	High
Noise immunity			
Temperature	Insensitive to temperature	Insensitive to temperature	Sensitive to temperature
 EMI(Electromag netic interface) 	Insensitive to EMI	In sensitive to EMI	Sensitive to EMI
• Vibration	Sensitive to vibration	Sensitive to vibration	Insensitive to vibration.



Reset and Clock Controller (RCC)

Reset and clock control (RCC) peripheral is used to control the internal peripherals, as well as the reset signals and clock distribution.

The RCC gets several internal (LSI, HSI and CSI) and external (LSE and HSE) clocks. They are used as clock sources for the hardware blocks, either directly or indirectly, via the PLL that allow to achieve high frequencies.

There are three clock sources can be used to drive the system clock (SYSCLK):


- HSI oscillator clock
- HSE oscillator clock
- PLL clock

The devices have the following two secondary clock sources:

- 40 kHz low speed internal RC (LSI RC) which drives the independent watchdog and optionally the RTC used for Auto-wakeup from Stop/Standby mode.
- 32.768 kHz low speed external crystal (LSE crystal) which optionally drives the real time clock (RTCCLK)



RCC Block Diagram





high speed external clock (HSE):-

The high speed external clock signal (HSE) can be generated from two possible clock sources:

- HSE external crystal/ceramic resonator
- HSE user external clock

Clock source	Hardware configuration
External clock	OSC_OUT (HiZ) External source
Crystal/ceramicr esonators	OSC_IN OSC_OUT CL1 Load capacitors



External source (HSE bypass):-

In this mode, an external clock source must be provided. It can have a frequency of up to 25 MHZ.

The external clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC IN pin while the OSC OUT pin should be left hi-Z.

External crystal/ceramic resonator (HSE crystal):-

The 4 to 16 MHz external oscillator has the advantage of producing a very accurate rate on the main clock.

HSI clock:-

The HSI clock signal is generated from an internal 8 MHz RC Oscillator and can be used directly as a system clock or divided by 2 to be used as PLL input. The HSI RC oscillator has the advantage of providing a clock source at low cost (no external components). It also has a faster startup time than the HSE crystal oscillator however, even with calibration the frequency is less accurate than an external crystal oscillator or ceramic resonator.



PLL:-

The internal PLL can be used to multiply the HSI RC output or HSE crystal output clock frequency. The PLL configuration (selection of HSI oscillator divided by 2 or HSE oscillator for PLL input clock, and multiplication factor) must be done before enabling the PLL. Once the PLL is enabled, these parameters cannot be changed.

LSE clock:-

The LSE crystal is a 32.768 kHz Low Speed External crystal or ceramic resonator. It has the advantage providing a low-power but highly accurate clock source to the real-time clock peripheral (RTC) for clock/calendar or other timing functions.

External source (LSE bypass):-

In this mode, an external clock source must be provided. It can have a frequency of up to 1 MHZ.

The external clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC32_IN pin while the OSC32_OUT pin should be left Hi-Z.



LSI clock:-

The LSI RC acts as a low-power clock source that can be kept running in Stop and Standby mode for the independent watchdog (IWDG) and Auto-wakeup unit (AWU). The clock frequency is around 40 kHz (between 30 kHz and 60 kHz).

System clock (SYSCLK) selection:-

After a system reset, the HSI oscillator is selected as system clock. When a clock source is used directly or through the PLL as the system clock, it is not possible to stop it.

A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready.



Clock control register (RCC_CR):-

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Rese	erved			PLL RDY	PLLON		Rese	erved		CSS ON	HSE BYP	HSE RDY	HSE ON
						r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HSICAL[7:0]								HSITRIM[4:0]					HSI RDY	HSION
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw

Bit 0 **HSION**: Internal high-speed clock enable

Set and cleared by software. Set by hardware to force the internal 8 MHz RC oscillator ON when leaving Stop or Standby mode or in case of failure of the external 4-16 MHz oscillator used directly or indirectly as system clock.

This bit cannot be reset if the internal 8 MHz RC is used directly or indirectly as system clock or is selected to become the system clock.

0: internal 8 MHz RC oscillator OFF

1: internal 8 MHz RC oscillator ON



Clock control register (RCC_CR):-

Bit 1 **HSIRDY**: Internal high-speed clock ready flag

Set by hardware to indicate that internal 8 MHz RC oscillator is stable. After the HSION bit is cleared, HSIRDY goes low after 6 internal 8 MHz RC oscillator clock cycles.

0: internal 8 MHz RC oscillator not ready

1: internal 8 MHz RC oscillator ready

Bit 16 **HSEON**: HSE clock enable

Set and cleared by software. Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.

0: HSE oscillator OFF

1: HSE oscillator ON



Clock control register (RCC_CR):-

Bit 17 **HSERDY**: External high-speed clock ready flag

Set by hardware to indicate that the HSE oscillator is stable. This bit needs 6 cycles of the HSE oscillator clock to fall down after HSEON reset.

0: HSE oscillator not ready

1: HSE oscillator ready

Bit 18 **HSEBYP**: External high-speed clock bypass

Set and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit can be written only if the HSE oscillator is disabled.

0: external 4-16 MHz oscillator not bypassed

1: external 4-16 MHz oscillator bypassed with external clock



Clock control register (RCC_CR):-

Bit 25 **PLLRDY**: PLL clock ready flag

Set by hardware to indicate that the PLL is locked.

0: PLL unlocked

1: PLL locked

Bit 24 PLLON: PLL enable

Set and cleared by software to enable PLL.

Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the PLL clock is used as system clock or is selected to become the system clock.

0: PLL OFF

1: PLL ON



Clock configuration register (RCC_CFGR):-

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved MCO[2:0]							Res.	USB PRE		PLLM		PLL XTPRE	PLL SRC		
	rw n						rw		rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCP	ADCPRE[1:0] PPRE2[2:0] PPRE1[2:0]					0]		HPRI	E[3:0]		SWS	[1:0]	SW[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw

Bits 1:0 SW: System clock switch

Set and cleared by software to select SYSCLK source.

Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Security System is enabled).

00: HSI selected as system clock

01: HSE selected as system clock

10: PLL selected as system clock

11: not allowed



Clock configuration register (RCC_CFGR):-

Bits 3:2 **SWS**: System clock switch status

Set and cleared by hardware to indicate which clock source is used as system clock.

00: HSI oscillator used as system clock

01: HSE oscillator used as system clock

10: PLL used as system clock

11: not applicable

Bit 16 PLLSRC: PLL entry clock source

Set and cleared by software to select PLL clock source. This bit can be written only when PLL is disabled.

0: HSI oscillator clock / 2 selected as PLL input clock

1: HSE oscillator clock selected as PLL input clock



Clock configuration register (RCC_CFGR):-

Bit 17 **PLLXTPRE**: HSE divider for PLL entry

Set and cleared by software to divide HSE before PLL entry. This bit can be written only when PLL is disabled.

0: HSE clock not divided

1: HSE clock divided by 2

Bits 21:18 PLLMUL: PLL multiplication factor

These bits are written by software to define the PLL multiplication factor. These bits can be written only when PLL is disabled.

Caution: The PLL output frequency must not exceed 72 MHz.



AHB peripheral clock enable register (RCC_AHBENR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					Res.	FSMC EN	Res.	CRCE N	Res.	FLITF EN	Res.	SRAM EN	DMA2 EN	DMA1 EN
					rw	,	rw		rw		rw		rw	rw	rw

APB1 peripheral clock enable register (RCC_APB1ENR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Rese	erved	DAC EN	PWR EN	BKP EN	Res.	CAN EN	Res.	USB EN	I2C2 EN	I2C1 EN	UART5E N	UART4E N	USART3 EN	USART2 EN	Res.	
		rw	rw	rw		rw	rw		rw	rw	rw	rw	rw	rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SPI3 EN	SPI2 EN	Rese	erved	WWD GEN	Rese	Reserved		TIM13 EN	TIM12 EN	TIM7 EN	TIM6 EN	TIM5 EN	TIM4 EN	TIM3 EN	TIM2 EN	
rw	rw		rw				rw	rw	rw	rw	rw	rw	rw	rw	rw	



APB2 peripheral clock enable register (RCC_APB2ENR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Res	erved		TIM11 EN	TIM10 EN	TIM9 EN		ı				
											rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC3 EN	USART 1EN	TIM8 EN	SPI1 EN	TIM1 EN	ADC2 EN	ADC1 EN	IOPG EN	IOPF EN	IOPE EN	IOPD EN	IOPC EN	IOPB EN	IOPA EN	Res.	AFIO EN

This register and the previous two registers used to enable the clock of the peripherals in stm32



The End ...







www.imtschool.com



ww.facebook.com/imaketechnologyschool/

This material is developed by IMTSchool for educational use only All copyrights are reserved